



Microsoft Window 915

OZ6860 Mercury CardBus Controller

Features

- Single-chip CardBus host adapter
- Supports 2 PCMCIA 2.1 & JEIDA 4.2 R2 cards or 2 CardBus cards
- Supports multiple FIFOs for PCI/CB data transfer
- Supports up to 33 MHz clock to CardBus cards
- Compliant with PCI spec. V2.1S , 1995 PC Card Standard & JEIDA 4.1
- OZ672X-compatible register set, ExCA[™]- compatible
- Yenta[™] -PCI to PCMCIA CardBus Bridge register compatible
- ACPI-PCI Bus Power management Interface Specification Rev1.0 compliant
- Programmable interrupt protocol : PCI + Parallel ISA Legacy IRQ, PCI, PCI/Way, or PC/PCI Interrupt Signaling modes
- Parallel or Serial interface to socket power control devices
 3V card protection during host system suspend with Auto
- 3V card protection during nost system suspend with Auto Card VS# re-sensing
- Socket-to-socket transfer (bus master) capability
- Supports both 5V and 3.3V PC cards
- Support PCMCIA_ATA Specification Dual-Slot plus "Builtin" Live Video High Throughput Multimedia ZV ports support without additional buffer
- Dedicated ZV output port to LCD controller
- No buffers required for PC Card socket interface
- PC 98 -Subsystem Vendor ID support
- 256 pin BGA/TQFP

Ordering Information

OZ6860B - 256 pin BGA OZ6860T- 256 pin TQFP

Description

The OZ6860 Mercury ACPI CardBus Controller provides a high performance, synchronous, 32-bit, bus master/target interface between computers and plug in PC Cards. CardBus is the new 32bit interface standard of Personal Computer Memory Card International Association, PCMCIA. The CardBus provides 32-bit interface with multiplexed address and data lines. This will allow the addition of high performance computer system enhancements and new functions in a user-friendly way. Further, the expansion capability of the CardBus will provide benefits to the end user. CardBus is intended to support "temporal" add-in functions on PC Cards, such as Memory cards, Network interfaces, FAX/Modems and other wireless communication cards, etc. The high performance and capability of the CardBus interface will enable the development of many new functions and applications.

The OZ6860 CardBus controller is a 33 MHz PCI compliant master/target device which attaches to the PCI bus and manages two PC Card sockets. The PC Card sockets will support both 3.3V/5V of either 8/16-bit PCMCIA R2 card or 32-bit CardBus card. The support for the R2 card is compatible to the Intel 82365SL PCIC controller, and the support for the CardBus card is fully compatible to the 1995 PC Card Standard CardBus specification. The OZ6860 is a stand-alone device, which means

that it does not require an additional buffer chip for the two PC Card socket interface. The OZ6860 implemented FIFO data buffer for the PCI and CardBus interface to provide better PCI bus access.

The OZ6860 supports MPEG 16bit YUV signals and 2 zoomed video sockets directly and has a dedicated output to the Zoomed Video port of the LCD panel without the need for costly external buffers. The FIFO buffers allow the bridge to accept data from a target bus while trying to move data to it. This will help prevent deadlocks. In addition, the OZ6860 is equipped with dynamic PC Card Hot Insertion and Removal and auto configuration capabilities.

The OZ6860 provides mixed 5v/3.3v capability for power saving. An advanced CMOS process is utilized to minimize system power consumption. The device also provides a power-down mode to allow host software to reduce power consumption further while stopping internal clock distribution and the clocks on PC Card sockets. The OZ6860 is not only a CardBus bridge, but also a socket controller. The OZ6860 supports two master devices and arbitrates the priority of each. Further, the OZ6860 supports inter CardBus direct data transfer. The register set in the OZ6860 supports is the superset of the OZ67xx register set, assuring full compatibility with existing socket/card-services software and PC-card applications. The OZ6860 is a 256 pin BGA/TQFP PCMCIA R2/CardBus controller, which provides the most advanced design flexibility for the PC Cards interface in notebook computer design.

The OZ6860 is a PC Card Interface Controller, which can support both R2 cards (compliant to PCMCIA 2.1, $ExCA^{TM}$, and JEIDA 4.2), and CardBus cards concurrently.


To enhance the performance between the PCI bus and any CardBus card, 2 buffers (each composed of 16 double words) are added on both sides going from PCI to CB, or CB to PCI. By implementing these buffers, OZ6860 will not refuse the data from a target bus while trying to move data to it and prevent deadlock situations.

In order to allow maximum flexibility for system designers, the CINT# of the PC card 32-bit can be programmed to be steered to either INTA# or INTB# of the PCI bus. Further, the interrupts may be programmed to be routed through the bridge to either PCI INT lines or to IRQ interrupts on the ISA bus. The OZ6860 can support PCI INT lines and ISA legacy parallel IRQ or Serial IRQ mode at the same time. CardBus cards use the PCI INT, and PC 16 bit cards use ISA legacy IRQ. The OZ6860 supports the PSI + ISA Legacy parallel IRQ mode to save system cost by not adding the serial to parallel external hardware.

The OZ6860 supports ACPI (Advanced Configuration and Power Interface) specification v1.0, which is the key element in Operating System Directed Power Management (OSPM). To facilitate ACPI, the OZ6860 has built-in registers to allow the implementation of new PCI Power Management Capabilities and the support for different power states.


System Block Diagram


The following diagram is a typical system block diagram utilizing the OZ6860 "*Mercury*" CardBus controller with other related chipset.



Pin Diagram

The following diagram shows the top view of the 256 pin BGA package





The following four diagrams show the complete pin-out (with pin name) of the OZ6860. For simplicity, the pin-out has been split into four diagrams. Diagram A will correspond to the pins on the outermost edge of the part. Diagram D will correspond to the inner most pins of the part.




Diagram A




Diagram B




Diagram C




Diagram D

Pin List

| 1 CORE_GND 2 AD[27] 3 AD[26] 4 AD[25] 5 AD[24] 6 C/ BE[3]# 7 CORE_GND 8 IDSEL 9 AD[22] 11 AD[21] 12 AD[20] 13 AD[19] 14 AD[17] 18 AD[16] 19 CORE_GND 20 C/BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PER## 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 | Pin Number | Pin Name |
|---|------------|-----------------------|
| 3 AD[26] 4 AD[25] 5 AD[24] 6 C/ BE[3]# 7 CORE_GND 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[21] 12 AD[20] 13 AD[19] 14 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 41 C/BE[0]# 42 AD[7] 43 <th>1</th> <th></th> | 1 | |
| 4 AD[25] 5 AD[24] 6 C/ BE[3]# 7 CORE_GND 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[21] 12 AD[20] 13 AD[19] 14 AD[18] 15 PCL_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C/BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SER# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 <th>2</th> <th>AD[27]</th> | 2 | AD[27] |
| 5 AD[24] 6 $C/BE[3]^{\#}$ 7 CORE_GND 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] <td< th=""><th>3</th><th>AD[26]</th></td<> | 3 | AD[26] |
| 5 AD[24] 6 $C/BE[3]^{\#}$ 7 CORE_GND 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] <td< th=""><th>4</th><th>AD[25]</th></td<> | 4 | AD[25] |
| 6 C/ BE[3]# 7 CORE_GND 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[20] 13 AD[19] 14 AD[19] 14 AD[17] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] <td< th=""><th>5</th><th></th></td<> | 5 | |
| 7 CORE_GND 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[16] 19 CORE_GND 20 C/BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[6] 44< | | |
| 8 IDSEL 9 AD[23] 10 AD[22] 11 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C / BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 | | |
| 9 AD[23] 10 AD[22] 11 AD[21] 12 AD[20] 13 AD[19] 14 AD[17] 15 PCI_VCC 16 FRAME# 17 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] <td< th=""><th></th><th></th></td<> | | |
| 10 AD[22] 11 AD[21] 12 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 41 C/BE[0]# 42 AD[7] <t< th=""><th></th><th></th></t<> | | |
| 11 AD[21] 12 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] < | | |
| 12 AD[20] 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[9] 39 CORE_GND 40 AD[8] 41 C/BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 </th <th>-</th> <th>• •</th> | - | • • |
| 13 AD[19] 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[12] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[1] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 </th <th></th> <th></th> | | |
| 14 AD[18] 15 PCI_VCC 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 4 | | |
| 15 PCI_VCC 16 FRAME# 17 $AD[17]$ 18 $AD[16]$ 19 $CORE_GND$ 20 $C/BE[2]#$ 21 $IRDY#$ 22 $TRDY#$ 23 $CORE_VDD$ 24 $DEVSEL#$ 25 $STOP#$ 26 $PERR#$ 27 $CORE_GND$ 28 $SERR#$ 29 PAR 30 $C/BE[1]#$ 31 $AD[15]$ 32 $AD[14]$ 33 $AD[13]$ 34 $AD[12]$ 35 PCI_VCC 36 $AD[11]$ 37 $AD[10]$ 38 $AD[9]$ 39 $CORE_GND$ 40 $AD[8]$ 41 $C/BE[0]#$ 42 $AD[7]$ 43 $AD[6]$ 44 $AD[3]$ 47 $AD[2]$ 48 <th></th> <th></th> | | |
| 16 FRAME# 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 <th></th> <th></th> | | |
| 17 AD[17] 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 <th></th> <th></th> | | |
| 18 AD[16] 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/CAD[0] < | | |
| 19 CORE_GND 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/CAD[0] 51 CORE_GND | | |
| 20 C /BE[2]# 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/CCD[1]# | | |
| 21 IRDY# 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/CCD[1]# 53 SKTA: D[4]/CAD[2] | - | |
| 22 TRDY# 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/CCD[1]# 53 SKTA: D[4]/CAD[1] 54 SKTA: D[4]/CAD[| | |
| 23 CORE_VDD 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 <td< th=""><th></th><th></th></td<> | | |
| 24 DEVSEL# 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 | | |
| 25 STOP# 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 26 PERR# 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: D[1]// CAD[1] 54 SKTA: D[1]/ CAD[1] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 27 CORE_GND 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCL_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: D[1]// CAD[1] 54 SKTA: D[1]/ CAD[1] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 28 SERR# 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/CCD[1]# 53 SKTA: D[4]/CAD[1] 54 SKTA: D[5]/CAD[3] 56 SKTA: D[12]/CAD[4] | | |
| 29 PAR 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 30 C/ BE[1]# 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 31 AD[15] 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[5]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 32 AD[14] 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: D[1]// CAD[1] 53 SKTA: D[1]/ CAD[1] 54 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 33 AD[13] 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | • • |
| 34 AD[12] 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | • • |
| 35 PCI_VCC 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 36 AD[11] 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 37 AD[10] 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 38 AD[9] 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 39 CORE_GND 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 40 AD[8] 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 41 C/ BE[0]# 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 39 | |
| 42 AD[7] 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] <th></th> <th></th> | | |
| 43 AD[6] 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 44 AD[5] 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 45 AD[4] 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | |
| 46 AD[3] 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | | • • |
| 47 AD[2] 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 45 | |
| 48 AD[1] 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 46 | AD[3] |
| 49 AD[0] 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[1]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 47 | AD[2] |
| 50 SKTA: D[3]/ CAD[0] 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[11]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 48 | AD[1] |
| 51 CORE_GND 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[11]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 49 | AD[0] |
| 52 SKTA: CD[1]#/ CCD[1]# 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[11]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 50 | |
| 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[11]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 51 | |
| 53 SKTA: D[4]/ CAD[1] 54 SKTA: D[11]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 52 | SKTA: CD[1]#/ CCD[1]# |
| 54 SKTA: D[11]/ CAD[2] 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 53 | |
| 55 SKTA: D[5]/ CAD[3] 56 SKTA: D[12]/ CAD[4] | 54 | |
| 56 SKTA: D[12]/ CAD[4] | 55 | |
| | 56 | |
| 57 SKTA: D[6]/ CAD[5] | 57 | SKTA: D[6]/ CAD[5] |
| 58 SKTA: D[13]/ CAD[6] | 58 | |

| Pin Number | Pin Name |
|-----------------|--|
| 59 | SKTA: D[7]/ CAD[7] |
| 60 | SKTA: D[14]/ RFU |
| 61 | SKTA: CE[1]#/ CCBE[0]# |
| 62 | SKTA: D[15]/ CAD[8] |
| 63 | SKTA: A[10]/ CAD[9] |
| 64 | |
| | SKTA: CE[2]#/ CAD[10] |
| <u>65</u> 66 | SKTA: OE#/ CAD[11] SKTA: VS1/ CVS1 |
| 67 | SKTA: VS1/CVS1 SKTA: A[11]/CAD[12] |
| | |
| 68 | SKTA: IORD#/ CAD[13] SKTA: A[9]/ CAD[14] |
| 69 | |
| 70 | SKTA: IOWR#/ CAD[15] |
| | SKTA: A[8]/ CCBE[1]# |
| 72 73 | SKTA: A[17]/ CAD[16] |
| 73 | SKTA: A[13]/ CPAR |
| | SKTA: A[18]/ RFU |
| 75 | SKTA: A[14]/ CPERR# |
| 76 | SKTA: A[19]/ CBLOCK# |
| 77 | SKTA: WE#/ CGNT# |
| 78 | SKTA: A[20]/ CSTOP# |
| 79 | SKTA: SOCKET_VCC |
| 80 | SKTA: RDY/ IREQ#/ CINT# |
| 81 | SKTA: A[21]/ CDEVSEL# |
| 82 | SKTA: A[16]/ CCLK# |
| 83 | CORE_GND |
| 84 | SKTA: A[22]/ CTRDY# |
| 85 | SKTA: A[15]/ CIRDY# |
| 86 | SKTA: A[23]/ CFRAME# |
| 87 | SKTA: A[12]/ CCBE[2]# |
| 88 | SKTA: A[24]/ CAD[17] |
| 89 | SKTA: A[7]/CAD[18] |
| 90 91 | SKTA: A[25]/ CAD[19] SKTA: A[6]/ CAD[20] |
| 91 | SKTA: A[0]/ CAD[20] SKTA: VS2/ CVS2 |
| 92 | SKTA: V32/CV32 SKTA: A[5]/CAD[21] |
| 94 | SKTA: A[5]/ CAD[21] SKTA: RESET/ CRST# |
| 94 | SKTA: RESET/CRST# SKTA: A[4]/ CAD[22] |
| 96 | SKTA: A[4]/ CAD[22] SKTA: WAIT#/ CSERR# |
| 97 | SKTA: WAIT#/ CSERK# SKTA: A[3]/ CAD[23] |
| 98 | SKTA: INPCK#/ CREQ# |
| 99 | SKTA: A[2]/ CAD[24] |
| 100 | SKTA: REG#/ CCBE[3]# |
| 100 | SKTA: A[1]/ CAD[25] |
| 101 | SKTA: BVD[2]/ SPKR#/ LED#/ CAUDIO |
| 102 | SKTA: A[0]/ CAD[26] |
| 103 | SKTA: BVD[1]/ STSCHG#/ RI#/ CSTSCHG |
| 104 | SKTA: D[0]/ CAD[27] |
| 105 | SKTA: D[8]/ CAD[28] |
| 107 | SKTA: D[1]/ CAD[29] |
| 107 | SKTA: D[1]/ CAD[29] SKTA: D[9]/ CAD[30] |
| 109 | SKTA: D[3]/ RFU |
| 110 | SKTA: D[2]/ KTO SKTA: D[10]/ CAD[31] |
| 111 | CORE GND |
| 112 | SKTA: WP/ IOIS16#/ CCLKRUN# |
| 112 | SKTA: CD[2]#/ CCD[2]# |
| 114 | SPKR_OUT# |
| 115 | SLATCH/ SMBCLK/ B_VCC5# |
| 116 | SDATA/ SMBDTA/ B_VCC3# |
| 110 | 00,1,1,4 01100 174 0_4000# |

OZ6860

| Pin Number | Pin Name | Pin Number | Pin Name |
|-------------------|---|-------------------|--|
| 117 | B_VPP_VCC | 179 | SKTB: D[1]/ CAD[29] |
| 118 | SCLK/ A_VCC5# | 180 | SKTB: D[9]/ CAD[30] |
| 119 | A_VCC3# | 181 | SKTB: D[2]/ RFU |
| 120 | | 182 | SKTB: D[10]/ CAD[31] |
| 121 | LED_OUT#/ SKT_ACTV | 183 | CORE_GND |
| 122 | SKTB: D[3]/ CAD[0] | 184 | SKTB: WP/ IOIS16#/ CCLKRUN# |
| 123 | SKTB: CD[1]#/ CCD[1]# | 185 | SKTB: CD[2]#/ CCD[2]# |
| 124 | SKTB: D[4]/ CAD[1] | 186 | M_Y[0]/ GPIO[0] |
| 125 | SKTB: D[11]/ CAD[2] | 187 | M_Y[1]/ GPIO[1] |
| 126 | SKTB: D[5]/ CAD[3] | 188 | M_Y[2]/ GPIO[2] |
| 127 | SKTB: D[12]/ CAD[4] | 189 | M_Y[3]/ GPIO[3] |
| 128 | SKTB: D[6]/ CAD[5] | 190 | M_Y[4]/ GPIO[4] |
| 129 | SKTB: D[13]/ CAD[6] | 191 | M_Y[5]/ GPIO[5] |
| 130 | SKTB: D[7]/CAD[7] | 192 | M_Y[6]/ GPI0[6] |
| 131 | SKTB: D[14]/ RFU | 193 | M_Y[7]/ GPI0[7] |
| 132 | SKTB: CE[1]#/ CCBE[0]# | 194 | M_UV[0]/ GPIO[8] |
| 133 | SKTB: D[15]/ CAD[8] | 195 | M_UV[1]/ GPI0[9] |
| 134 | SKTB: A[10]/ CAD[9] | <u>196</u> 197 | M_UV[2]/ GPIO[10] M_UV[3]/ GPIO[11] |
| <u>135</u> 136 | SKTB: CE[2]#/ CAD[10] SKTB: OE#/ CAD[11] | 197 | M_UV[3]/ GPI0[11] M_UV[4]/ GPI0[12] |
| 136 | SKTB: UE#/ CAD[11] SKTB: VS1/ CVS1 | 198 | M_UV[5]/ GPI0[12] |
| 137 | SKTB: V31/CV31 SKTB: A[11]/ CAD[12] | 200 | M_UV[6]/ GPI0[13] |
| 139 | SKTB: IORD#/ CAD[13] | 200 | M_UV[7]/ GPIO[15] |
| 140 | SKTB: 10KD#/ CAD[13] | 201 | M_HREF/ GPIO[16] |
| 141 | SKTB: IOWR#/ CAD[15] | 202 | M_VSYNC_BPIO[17] |
| 142 | SKTB: A[8]/ CCBE[1]# | 204 | M_PCLK/ GPIO[18] |
| 143 | SKTB: A[17]/ CAD[16] | 205 | M_SDATA/ GPIO[19] |
| 144 | SKTB: A[13]/ CPAR | 206 | M_LRCLK/ GPIO[20] |
| 145 | SKTB: A[18]/ RFU | 207 | M_SCLK/ GPIO[21] |
| 146 | SKTB: A[14]/ CPERR# | 208 | M_MCLK/ GPIO[22] |
| 147 | CORE_GND | 209 | ZV_Y[0] |
| 148 | SKTB: A[19]/ CBLOCK# | 210 | ZV_Y[1] |
| 149 | SKTB: WE#/ CGNT# | 211 | ZV_VCC |
| 150 | SKTB: A[20]/ CSTOP# | 212 | ZV_Y[2] |
| 151 | SKTB: RDY/ IREQ#/ CINT# | 213 | ZV_Y[3] |
| 152 | SKTB: A[21]/ CDEVSEL# | 214 | ZV_Y[4] |
| 153 | SKTB: A[16]/ CCLK# | 215 | ZV_Y[5] |
| 154 | SKTB: A[22]/ CTRDY# | 216 | ZV_Y[6] |
| 155 | SKTB: A[15]/ CIRDY# | 217 | ZV_Y[7] |
| 156 | SKTB: A[23]/ CFRAME# | 218 | ZV_UV[0] |
| 157 | SKTB: A[12]/ CCBE[2]# | 219 | ZV_UV[1] |
| 158 | SKTB: A[24]/ CAD[17] | 220 | ZV_UV[2] ZV_UV[3] |
| <u>159</u> 160 | SKTB: SOCKET_VCC SKTB: A[7]/ CAD[18] | 221 | |
| 160 | SKTB: A[7]/ CAD[16] SKTB: A[25]/ CAD[19] | <u>222</u> 223 | ZV_UV[4] CORE_GND |
| 162 | SKTB: A[25]/ CAD[19] SKTB: A[6]/ CAD[20] | 223 | ZV_UV[5] |
| 163 | SKTB: VS2/CVS2 | 225 | ZV_UV[6] |
| 164 | SKTB: A[5]/ CAD[21] | 226 | ZV_UV[7] |
| 165 | SKTB: RESET/ CRST# | 227 | ZV_HREF |
| 166 | SKTB: A[4]/ CAD[22] | 228 | ZV_VSYNC |
| 167 | SKTB: WAIT#/ CSERR# | 229 | ZV_PCLK |
| 168 | SKTB: A[3]/ CAD[23] | 230 | ZV_SDATA |
| 169 | SKTB: INPCK#/ CREQ# | 231 | ZV_LRCLK |
| 170 | SKTB: A[2]/ CAD[24] | 232 | ZV_SCLK |
| 171 | CORE_VDD | 233 | ZV_MCLK |
| 172 | SKTB: REG#/ CCBE[3]# | 234 | IRQ3 |
| 173 | SKTB: A[1]/ CAD[25] | 235 | CORE_VDD |
| 174 | SKTB: BVD[2]/ SPKR#/ LED#/ CAUDIO | 236 | IRQ4 |
| 175 | SKTB: A[0]/ CAD[26] | 237 | IRQ5/ SOUT#/ IRQSER |
| 176 | SKTB: BVD[1]/ STSCHG#/ RI#/ CSTSCHG | 238 | IRQ7/ SIN# |
| 177 | SKTB: D[0]/ CAD[27] | 239 | IRQ9 |
| 178 | SKTB: D[8]/ CAD[28] | 240 | IRQ10 |
| | | | |

| Pin Number | Pin Name |
|------------|----------------|
| 241 | PCI_CLK |
| 242 | IRQ11 |
| 243 | PCI_VCC |
| 244 | IRQ12/PME# |
| 245 | IRQ14/ CLKRUN# |
| 246 | IRQ15/ RI_OUT |
| 247 | CORE_GND |
| 248 | INTA# |

| Pin Number | Pin Name |
|------------|-------------|
| 249 | INTB# |
| 250 | RST# |
| 251 | GNT#/ DACK# |
| 252 | REQ#/ DREQ# |
| 253 | AD[31] |
| 254 | AD[30] |
| 255 | AD[29] |
| 256 | AD[28] |

Pin Description

Bold Text = Normal Default Pin Name, Italic = Alternate Pin Function, Bold Italic = Alternate Pin Function is DEFAULT

| Name | Pin No. | Туре | Input | Power Rail | Drive (mA) | Definition |
|------------|---|--------------------------|------------------------------|---|-----------------------------------|--|
| AD[31:0] | 2-5, 9-14, 17-18, 31-34, 36- 38,40, 42-49,253-256 | I/O | TTL | 4 | PCI Spec. | PCI Bus Address Input / Data Input/ Output |
| | PCI Bus Address Input / Da | ta input/o | utput: Thes | se pins connect to | PCI bus signals | |
| C/BE[3:0]# | 6, 20,30,41 | I/O | TTL | 4 | PCI Spec. | PCI Bus Command / Byte Enable |
| | address phase of a transaction | on, C/BE[3 The byte e | :0]# are inte enables are | erpreted as the bu to be valid for the | s commands. D entirety of each | ultiplexed on the same pins. During the uring the data phase, C/BE[3:0]# are data phase, and they indicate which bytes in |
| FRAME# | 16 | I/O | TTL | 4 | PCI Spec. | Cycle Frame |
| | Cycle Frame: This input indic continue. When FRAME# is | | | | | While FRAME# is asserted, data transfers |
| IRDY# | 21 | I/O | TTL | 4 | PCI Spec | Initiator Ready |
| | Initiator Ready: This input in used in conjunction with TRD | | e initiating a | gent's ability to co | omplete the curre | ent data phase of the transaction. IRDY# is |
| TRDY# | 22 | I/O | TTL | 4 | PCI Spec. | Target Ready |
| | Target Ready: This output in conjunction with IRDY#. | dicates the | e OZ6860's | ability to complete | e the current data | a phase of the transaction. TRDY# is used in |
| STOP# | 25 | I/O | TTL | 4 | PCI Spec. | Stop |
| | Stop: This output indicates th | ne current | target is req | uesting the maste | er to stop the cur | rent transaction. |
| IDSEL | 8 | I/O | TTL | 4 | - | Initialization Device Select |
| | | | | | | read and write transactions. This is a point-to- PCI bus arbiter or one of the HIGH-order AD |
| DEVSEL# | 24 | I/O | TTL | 4 | PCI Spec. | Device Select |
| | Device Select: The OZ6860 support, thereby acting as the | | | | has decoded the | PCI address as one that it is programmed to |
| PERR# | 26 | I/O | TTL | 4 | PCI Spec | Parity Error |
| | Parity Error: The OZ6860 dr | ives this o | utput active | (LOW) if it detect | s a data parity er | rror during a write phase. |
| SERR# | 28 | OD | N/A | 4 | PCI Spec. | System Error |
| | System Error: This output is | pulsed by | the OZ686 | 0 to indicate an a | ddress parity erro | or. |
| PAR | 29 | I/O | TTL | 4 | PCI Spec. | Parity |
| | | rom the cy | cle after TF | RDY# is asserted | | ldress or write data phase. For read er completion of each data phase. It ensures |
| PCI_CLK | 241 I | | TTL | 4 | - | PCI Clock |
| | described in this table (Table | 2-1), exce | pt RST#, IN | ITA#, INTB# are s | sampled and driv | the OZ6860. All PCI bus interface signals en on the rising edge of PCI_CLK; and all 'his input can be operated at frequencies from 0 |
| RST# | 250 I | | TTL | 5 | - | Device Reset |
| | Device Reset: This input is u HIGH-impedance state. | ised to init | ialize all reg | isters and interna | l logic to their res | set states and place most OZ6860 pins in a |

PCI Bus Interface Pins

| IRQ15/ | 246 | то | N/A | 5 | PCI | Interrupt Request 15 / Ring Indicate Out |
|---------------------------|--|--|--|---------------------------------------|---|---|
| RI_OUT | | | | | Spec. | |
| | interrupt line), or if | O ₂ mode control re 13h bit[7],bit[5]. Als | egister B bit 7 | is a "1", as a ri | ng indicate output | terrupt output (usually the system's IRQ15 from a socket's BVD1/-STSCHG/-RI input and n location mux with IRQs by PCI Configuration |
| IRQ14 / CLKRUN# | 245 | I/O | TTL | 4 | PCI Spec | ISA Interrupt Request 14 / CLKRUN# |
| | Signaling mode, th | is pin is CLKRUN# | This pin is c ource to reque | ompliant to Mo est permission | bile PCI Specificators to stop the PCI cl | ock or to slow it down, and the OZ6833 responds |
| IRQ12/PME# | 244 | ТО | N/A | 5 | PCI Spec | ISA Interrupt Request 12/ Power Management Event |
| | Management Inter | face Spec, a powe . Typically, a devic | r managemen e uses a PME | t event is the p | rocess by which a | upt request IRQ12. ACPI-PCI Bus Power a PCI function can request a change of its power ver savings state to the fully operational state. |
| IRQ[9:11] | 239,240,242 | ТО | N/A | 4 | PCI Spec. | ISA Interrupt 11- 9 |
| | | no specific mapping | g requirement | for connecting | interrupt lines from | ated from any of a number of card actions. m the OZ6860 to the system, a common use is to |
| INTA# | 248 | ТО | N/A | 4 | PCI Spec. | PCI Bus Interrupt A |
| | | no specific mapping | g requirement | for connecting | interrupt lines from | rated from any of a number of card actions. m the OZ6860 to the system, a common use is to ng mode. |
| INTB# | 249 | ТО | TTL | 4 | PCI Spec. | PCI Bus Intercept B |
| | PCI Bus Interrupt INTB# interrupt lin | | t Signaling mo | ode, this output | can be used as a | an interrupt output connected to the PCI bus |
| IRQ5/ SOUT#/ IRQSER | 237 | I/O | TTL | 4 | PCI Spec. | ISA Interrupt 5/SOUT#/SLD/IRQSER |
| | of card actions. A common use is to | Ithough there is no connect this pin to nterrupt Signaling r | specific mapp the system IR node, this pin | oing requirements Q5 signal if the | nt for connecting i PCI+ISA interrup | errupt request generated from any of a number nterrupt lines from the OZ6860 to the system, a pt mode enabled (ExCA 3B/7B register bit[7]) UT#.In PC/Way mode, this pin is the IRQ |
| IRQ7/ SIN# | 238 | I/O | N/A | 4 | PCI Spec | ISA Interrupt Request 7/Sin#/ |
| | actions. Although | there is no specific his pin to the syste | mapping req m IRQ7 signa | uirement for co I if the PCI+ISA | nnecting interrupt | t generated from any of a number of card i lines from the OZ6860 to the system, a commor enabled (ExCA 3B/7B register bit[7]) |
| IRQ3 | 234 | то | N/A | 4 | PCI Spec | ISA Interrupt 3 |
| | ISA Interrupt Req | uest 3 : In PCI+IS | SA Interrupt Si | gnaling mode, | this pin indicates | interrupt request IRQ3. |
| IRQ4 | 236 ISA Interrupt Reg | TO uest 4 : In PCI+IS | TTL A Interrupt Sig | 4 gnaling mode, t | - his pin indicates i | ISA Interrupt 4 nterrupt request IRQ4. |
| GNT#/ DACK# | 251 | I | N/A | 4 | PCI Spec | PCI Grant |
| | Register for DMA | mode | - | access to t | ie bus nas been (| granted. DACK# is used with the MHPG DMA |
| REQ#/ DREQ# | 252 | 0 | N/A | - | - | PCI Request |
| | Request : This sig | | e arbiter that th | ne OZ6860 bus | master requests | use of the bus. DREQ# is used with the MHPG |
| PCI_VCC | 15,35,243 | PWR | | | | PCI BUS VCC |
| | | · | • | | · | bus interface pin outputs listed in this table (Table |

PCMCIA Sockets Interface Pins

Socket A pin number --- Socket B pin number

| | | | Number | | | | |
|---|--|---|--|------|------------|--------|------------------|
| Pin Name | Description | Socket A | Socket B | Qty. | I/O | Pwr. | Drive |
| -REG#/ CCBE3# | Register Access: During PCMCIA memory cycles, this output chooses between attribute and common memory. During I/O cycles for non-DMA transfers, this signal is active (low). During ATA mode, this signal is always inactive. For DMA cycles on the OZ6860 to a DMA-capable card, -REG is inactive during I/O cycles to indicate DACK to the PCMCIA card. | 100 | 172 | 1 | I/O | 2 or 3 | CardBus spec. |
| | In CardBus mode, this pin is the command and byte enables. | | | | | | |
| A[25:24]/ CAD[19, 17] | PCMCIA socket address 25:24 outputs. In CardBus mode, these pins are the CardBus address/data bits 19 and 17, respectively. | 88,90 | 158, 161 | 2 | I/O | 2 or 3 | CardBus spec. |
| A23/ CFRAME# | PCMCIA socket address 23 output. In CardBus mode, this pin is the CardBus FRAME# signal. | 86 | 156 | 1 | I/O | 2 or 3 | CardBus spec. |
| A22/ CTRDY# | PCMCIA socket address 22 output. In CardBus mode, this pin is the CardBus TRDY# signal. | 84 | 154 | 1 | I/O- PU | 2 or 3 | CardBus spec. |
| A21/ CDEVSEL# | PCMCIA socket address 21 output. In CardBus mode, this pin is the CardBus DEVSEL# signal. | 81 | 152 | 1 | I/O- PU | 2 or 3 | CardBus spec. |
| A20/ CSTOP# | PCMCIA socket address 20 output. In CardBus mode, this pin is the CardBus STOP# signal | 78 | 150 | 1 | I/O- PU | 2 or 3 | CardBus spec. |
| A19/ CBLOCK# | PCMCIA socket address 19 output. In CardBus mode, this signal is the CardBus LOCK# signal used for locked transactions. | 76 | 148 | 1 | I/O | 2 or 3 | CardBus spec. |
| A18/ RFU | PCMCIA socket address 18 output. In CardBus mode, this pin is reserved for future use. | 74 | 145 | 1 | I/O | 2 or 3 | CardBus spec. |
| A17/ CAD16 | PCMCIA socket address 17 output. In CardBus mode, this pin is the CardBus address/data bit 16. | 72 | 143 | 1 | I/O | 2 or 3 | CardBus spec. |
| A16/ CCLK# | PCMCIA socket address 16 output. In CardBus mode, this pin supplies the clock to the inserted card. | 82 | 153 | 1 | I/O | 2 or 3 | CardBus spec. |
| A15/ CIRDY# | PCMCIA socket address 15 output. In CardBus mode, this pin is the CardBus IRDY# signal. | 85 | 155 | 1 | I/O- PU | 2 or 3 | CardBus spec. |
| A14/ CPERR# | PCMCIA socket address 14 output. In CardBus mode, this pin is the CardBus PERR# signal. | 75 | 146 | 1 | I/O | 2 or 3 | CardBus spec. |
| A13/ CPAR | PCMCIA socket address 13 output. In CardBus mode, this pin is the CardBus PAR signal. | 73 | 144 | 1 | I/O | 2 or 3 | CardBus spec. |
| A12/ CCBE2# | PCMCIA socket address 12 output. In CardBus mode, this pin is the CardBus C/BE2# signal. | 87 | 157 | 1 | I/O | 2 or 3 | CardBus spec. |
| A[11:9]/ CAD [12, 9, 14] | PCMCIA socket address 11:9 output. In CardBus mode, these pin are the CardBus address/data bits 12, 9 and 14, respectively. | 63,67, 69 | 134, 138, 140 | 3 | I/O | 2 or 3 | CardBus spec. |
| A8/ CCBE1# | PCMCIA socket address 8 output. In CardBus mode, this pin is the CardBus C/BE1# signal. | 71 | 142 | 1 | I/O | 2 or 3 | CardBus spec. |
| A[7:0]/ CAD[18, 20- 26] | PCMCIA socket address 7:0 outputs. In CardBus mode, these pins are the CardBus address/data bits 18 and 20-26, respectively | 89, 91,93, 95,97, 99, 101, 103 | 160, 162, 164, 166, 168, 170, 173, 175 | 8 | I/O | 2 or 3 | CardBus spec. |
| D15/ CAD8 | PCMCIA socket data/0 bit 15. In CardBus mode, this pin is the CardBus address/data bit 8. | 62 | 133 | 1 | I/O | 2 or 3 | CardBus spec. |
| D14/ RFU | PCMCIA socket data I/0 bit 14. In CardBus mode, this pin is reserved for future use. | 60 | 131 | 1 | I/O | 2 or 3 | CardBus Spec |
| D[13:3]/ CAD[6, 4, 2, 31, 30, 28, 7, 5, 3, 1, 0] | PCMCIA socket data 1/0 bits 13:3. In CardBus mode, this pin is the CardBus address/data bit 6 4, 2, 31, 30, 28, 7, 5, 3, 1, and 0, respectively. | 50,53,54, 55,56,57, 58,59,106 108, 110 | 122,124,125 126, 127,128, 129,130,179 180, 182 | 11 | I/O | 2 or 3 | CardBus spec. |
| D2/ RFU | PCMCIA socket data I/O bit 2. In CardBus mode, this pin is reserved for future use. | 109 | 181 | 1 | I/O | 2 or 3 | CardBus spec. |
| D[1:0]/ CAD[29,27] | PCMCIA socket data I/O bits 1:0. In CardBus mode, these pins are the CardBus address/data bits 29 and 27, respectively. | 105,107 | 177,179 | 2 | I/O | 2 or 3 | CardBus spec. |
| -OE/ CAD11 | Output Enable: This output goes active (low) to indicate a memory read from the PCMCIA socket to the OZ6860. In CardBus mode, this pin is the CardBus address/data bit 11. | 65 | 136 | 1 | I/O | 2 or 3 | CardBus spec. |

| -WE/ CGNT# | Write Enable: This output goes active (low) to indicate a memory write from the OZ6860 to the PCMCIA socket. In CardBus mode, this pin is the CardBus GNT# signal. | 77 | 149 | 1 | I/O | 2 or 3 | CardBus spec. |
|--------------------------------------|---|------------|-------------|---|------------|--------|------------------|
| -IORD/ CAD13 | I/O Read: This output goes active (low) for I/O reads from the socket to the OZ6860. In CardBus mode, this pin is the CardBus address/data bit 13. | 68 | 139 | 1 | I/O | 2 or 3 | CardBus spec. |
| -IOWR/ CAD15 | I/O Write: This output goes active (low) for I/O writes from the OZ6860 to the socket. In CardBus mode, this pin is the CardBus address/data bit 15. | 70 | 141 | 1 | I/O | 2 or 3 | CardBus spec. |
| WP/ -IOIS16/ CCLKRUN# | Write Protect / I/O Is 16-Bit: In Memory Card Interface mode, this inputs is interpreted as the status of the write protect switch on the PCMCIA card. In I/O Card Interface mode, this input indicates the size of the I/O data at the current address on the PCMCIA card. In CardBus mode, this pin is the CardBus CLKRUN# signal, which starts and stops the CardBus clock CCLK. | 112 | 184 | 1 | I/O- PU | 2 or 3 | CardBus spec. |
| -INPACK/ CREQ# | Input Acknowledge: The -INPACK function is not applicable in PCI bus environments. However, for compatibility with other Cirrus Logic products, this pin should be connected to the PCMCIA socket's -INPACK pin. In CardBus mode, this pin is the CardBus REQ# signal. | 98 | 169 | 1 | I-PU | 2 or 3 | CardBus spec. |
| RDY/ -IREQ/ CINT# | Ready / Interrupt Request : In Memory Card Interface mode, this input indicates to the OZ6860 that the card is either ready or busy. In I/O Card Interface mode, this input indicates a card interrupt request. In CardBus mode, this pin is the CardBus Interrupt Request signal. This signal is active-low and level-sensitive. | 80 | 151 | 1 | I-PU | 2 or 3 | CardBus spec. |
| -WAIT/ CSERR# | Wait: This input indicates a request by the card to the OZ6860 to halt the cycle in progress until this signal is deactivated. In CardBus mode, this pin is the CardBus SERR# signal. | 96 | 167 | 1 | I-PU | 2 or 3 | CardBus spec. |
| CD[2:1]/ CCD[2:1]# | Card Detect : These inputs indicate to the OZ6860 that a card is in the socket. They are internally pulled high to the voltage of the internal fixed power pin. In CardBus mode, these inputs are used in conjunction with CVS[2:1] to detect the presence and type of card. | 52, 113 | 123, 185 | 2 | I-PU | 5 | CardBus spec. |
| -CE2/ CAD10 | Card Enable pin is driven low by the OZ6860 during card access cycles to control byte/word card accessCE1 enables even-numbered address bytes, and -CE2 enables odd-numbered address bytes. When configured for 8-bit cards, only -CE1 is active and A0 is used to indicate access of odd- or even-numbered bytes. In CardBus mode, this pin is the CardBus address/data bit 10. | 64 | 135 | 1 | I/O | 2 or 3 | CardBus spec. |
| -CE1/ CCBE0# | Card Enable pin is driven low by the OZ6860 during card access cycles to control byte/word card accessCE1 enables even-numbered address bytes, and -CE2 enables odd-numbered address bytes. When configured for 8-bit cards, only -CE1 is active and A0 is used to indicate access of odd- or even-numbered bytes. In CardBus mode, this pin is the CardBus C/BEO# signal. | 61 | 132 | 1 | I/O | 2 or 3 | CardBus spec. |
| RESET/ CRST# | Card Reset : This output is low for normal operation and goes high to reset the card. To prevent reset glitches to a card, this signal is high-impedance unless a card is seated in the socket, card power is applied, and the card's interface signals are enabled. In CardBus mode, this pin is the RST# input to the card, which is active-low | 94 | 165 | 1 | то | 2 or 3 | CardBus spec |
| BVD2/ -SPKR/ -LED/ CAUDIO | Battery Voltage Detect 2 / Speaker / LED: In Memory Card Interface mode, this input serves as the BVD2 (battery warning status) input. In I/O Card Interface mode, this input can be configured as a card's -SPKR binary audio input. For ATA or non-ATA (SFF-68) disk-drive support, this input can also be configured as a drive-status LED input. In CardBus mode, this pin is the AUDIO input from the card. | 102 | 174 | 1 | I-PU | 2 or 3 | CardBus Spec |
| BVD1/ -STSCHG/ -RI/ CSTSCHG | Battery Voltage Detect 1 / Status Change / Ring Indicate: In Memory Card Interface mode, this input serves as the BVD1 (battery-dead status) input. In I/O Card Interface mode, this input is the -STSCHG input, which indicates to the OZ6860 that the card's internal status has changed. If bit 7 of the Interrupt and General Control register is set to `1`, this pin serves as the ring indicate input for wakeup-on-ring system power management support. In CardBus mode, this pin is the CardBus Status Change used by the card to alert the system to changes in READY, WP, and BVD [2:1]. | 104 | 176 | 1 | I-PU | 2 or 3 | CardBus Spec |

| VS2/ CVS2 | Voltage Sense 2: This pin is used in conjunction with VS1 to determine the operating voltage of the card. This pin is internally pulled high to the voltage of the internal fixed power pin under the combined control of the external data write bits and the CD pull up control bits. This pin connects to PCMCIA socket pin 57. | 92 | 163 | 1 | I/O | 5 | CardBus Spec |
|---------------|--|------|------------|----------|---------|----------|-----------------|
| VS1/ CVS1 | Voltage Sense 1: This pin is used in conjunction with VS2 to determine the operating voltage of the card. This pin is internally pulled high to the voltage of the internal fixed power pin under the combined control of the external data write bits and the CD pull up control bits. This pin connects to PCMCIA socket pin 43. | 66 | 137 | 1 | I/O | 5 | CardBus Spec |
| SOCKET VCC | Connect these pins to the Vcc supply of the socket (pins 17 and 51 of the respective PCMCIA socket). These pins can be 0, 3.3, or 5 V, depending on card presence, card type, and system configuration. The socket interface outputs (listed in this table, Table 2-2) will operate at the voltage applied to these pins, independent of the voltage applied to other OZ6860 pin groups. | 79 | 159 | 1 | PW R | - | - |
| For example, | ate the sockets in the pin diagram, all socket- specific pins have either A_ or E A_A[25:0] and B_A[25:0] are the independent address buses to the sockets. et is configured as an ATA drive interface, socket interface pin functions char | -••• | ended to t | he pin r | ames in | dicated. | |

Power Control and General Interface Pins

| Name | Pin No. | Туре | Input | Power Rail | Drive (mA) | Definition |
|-------------------------------|---|--|--|--|---|--|
| -SPKR_OUT | 114 | I/O | TTL | 5 | 4 mA | Speaker Output |
| | audio soun is to be dire | d output. Thected from B | is output is VD2/-SPKF | enabled by set R/-Led to this pir | ting the socket's | speaker to allow a system to support PC Card fax/modem/voice and ExCA 3E/7E register bit 1 to "1" (for the socket whose speaker signal et. |
| -LED_OUT/ SKTA_ACTV | 121 | I/O | TTL | 1 | 4 mA | LED Output/SKTA_ACTV |
| | been progra In the O2 M SocketA_A | ammed for L /lode(Index 3 .ctivity and S | ED suppor E/7E bit 4) ocketB_Act | t ExCA 3E/7E re , this pin indica iivity | egister bit[3]. tes the socket A | iver to indicate disk activity when a socket's BVD2/-SPKR/-LED pin has activity . Refer to Programmable Output pin for Ring_out, |
| SCLK/ A_VCC5# | 118 | I/O | TTL | 1 | 4mA | Serial Clock / A_VCC5# |
| | power cont A_VCC5# : | rol chips in E This active-I | _OW output | V & TI 2206 pov | wer chip mode. F | 10 kHz, usually 32 kHz) to control the serial interface of the socket Refer to ExCA register 38/78h le A socket's VCC pins in parallel power chip mode. The active-LOW |
| SDATA/ SMBDATA/ B VCC3# | 116 | I/O | TTL | 1 | 4 mA | Serial Data / System Management Bus Data /B_VCC3# |
| SLATCH / | Manageme B_VCC3# : | ent Bus used This active-I | by Maxim's OW output | s socket power | control chip. 3-volt supply to t | erves as a bi-directional pin SMBDATA when used with Intel's System the A socket's VCC pins in parallel power chip mode. The active-LOW Serial Latch / System Management Bus Clock /B_VCC5# |
| SMBCLK/ B_VCC5# | | | | | | |
| | of Texas In Manageme B_VCC5# : | struments' T ent Bus used This active-I | PS2202IDF by Maxim's OW output | socket power | control chip and control chip. -volt supply to th | his pin serves as output LATCH pin when used with the serial interface serves as a bi-directional pin SMBCLK when used with Intel's System the A socket's VCC pins in parallel power chip mode. The active-LOW |
| A_VCC3# | | TO -LOW output 5 5# in para | | | 4 mA oply to the socke | A_VCC3# et's VCC pins. The active-LOW level of this output is mutually exclusive |
| A_VPP_ VCC | 120 | TO | N/A | 1 | 4 mA | VPP_VCC |
| | this output | is mutually e | xclusive wi | | PGM. VPP_PG | pply to the socket's VPP1 and VPP2 pins. The active-HIGH level of M outputs can be obtained by inverting the VPP_VCC outputs. This |
| B_VPP_ VCC | 117 | 1/0 | N/A | 1 | 4 mA | VPP_VCC |
| | this output | is mutually e | exclusive wi | ut controls the s th that of VPP_ Ilel mode enab | PGM VPP_P | pply to the socket's VPP1 and VPP2 pins. The active-HIGH level of GM outputs can be obtained by inverting the VPP_VCC outputs This |

Zoomed Video Port Pins

| | Pin No. | Туре | Input | Power Rail | Drive (mA) | Definition |
|---|--|--|--|---|---|---|
| ZV_Y[7:0] | 212-217, 209,210 | то | N/A | 1 | 4 mA | Video Luminance Y[7:0] |
| | ZV Video Y[7:0] : These signals are | 8 bits of limina | ance data w | hich are connecte | d to zoomed vide | |
| ZV_UV[7:0] | 224-226,218-222 | ТО | N/A | 1 | 4 mA | Video Chrominance UV[7:0] |
| | ZV Video UV[7:0] : These signals an | e 8 bits of chr | ominance da | ata which are conr | nected to zoomed | video port UV[7:0] for LCD controller |
| ZV_HREF | 227 | TO | N/A | 1 | 4 mA | Video HREF |
| - | ZV HREF : This signal supplies the h | orizontal svnc | hronization | pulse to the ZV po | ort that displays th | e video data |
| ZV_VSYNC | 228 | ТО | N/A | 1 | 4 mA | Video VSYNC |
| | ZV VSYNC : This signal supplies the | | | ulse to the 7V nor | | |
| ZV_PCLK | 229 | | N/A | | 4 mA | Video Pixel Clock |
| | | | | into the 7\/ Port_C | | nal is generated for each 16-bit pixel, |
| | whether the data is scaled or not, du | | | | The Fixer CLK Sig | nal is generated for each ro-bit pixel, |
| ZV_SDATA | 230 | TO | N/A | | 4 mA | Audio DATA |
| LV_SDATA | ZV Audio DATA : This is audio PCM | | IN/A | I | 4 MA | Audio DATA |
| | | | N1/A | 1 | 4 4 | |
| ZV_LRCLK | 231 | ТО | N/A | 1 | 4 mA | Audio LRCLK |
| | ZV Audio LRCLK : This is audio cha | | | | I | |
| ZV_SCLK | 232 | то | N/A | 1 | 4 mA | Audio SCLK |
| | ZV Audio SCLK : This is audio PCM | 1 | | | | |
| ZV_MCLK | 233 | ТО | N/A | 1 | 4 mA | Audio MCLK |
| | ZV Audio MCLK : This is audio cloc | k for DAC | | | | |
| ZV_VCC | 211 | PWR | N/A | - | - | Zoom Video VCC |
| | ZV VCC: These pins can be conner | cted to 3.3/5- v | volt supply | The Zoom Vedeo | (ZV) pin outputs | will operate at the voltage applied to these |
| | pins, independent of the voltage app | | | | | |
| M_Y[7:0]/ | 186-193 | | | 1 | 4 mA | 3rd Input Port Video Iuminance Y[7:0 |
| GPIO[7:0] | | | 1 | ' | | / GPIO[7:0] |
| 0110[110] | Video V[7:0] 3rd 7V input Port / GI | | so signals a | are 8 hits of lumina | ance data which a | re input ports and reserved for MPEG |
| | Input source for docking or 3rd input | | se signais a | | ance uata which a | Te input ports and reserved for MFEG |
| | | | | hon the system of | nly supports dual- | slot ZV ports. Refer to PCI Configuration |
| | registers GPIO Input Data register, C | | | | | |
| M_UV[7:0]/ | 194-201 | | TTL | | | |
| GPIO[15:8] | 194-201 | 1/0 | 116 | | 4 mA | 3rd Input Port Video Chrominance |
| GFIO[15:6] | | | | | I | UV[7:0]/GPIO[15:8] |
| | Video UV[7:0] 3rd ZV input port / 0 | iPIO115-81 · I | hese signal | e ard X hite of chro | | |
| | | | neee orginal | | ominance data wr | incli are input port reserved for MFEG |
| | Input source for docking or 3rd input | | nooo olgila | | ominance data wr | ich are input port reserved for MFEG |
| | Input source for docking or 3rd input | ZV port. | - | | | slot ZV ports. Refer to GPIO Input Data |
| | Input source for docking or 3rd input You also can configure those signals | ZV port. as general pu | irpose I/O w | hen the system or | nly supports dual- | |
| M HREF/ | Input source for docking or 3rd input | ZV port. as general pu | irpose I/O w | hen the system or | nly supports dual- | slot ZV ports. Refer to GPIO Input Data |
| M_HREF/ GPIO[16] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register | ZV port. as general pu and GPIO Po | irpose I/O w rt Output Co | hen the system or | nly supports dual- ffset 84h ~ 8Ch) | |
| | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 | ZV port. as general pu and GPIO Po I/O | rpose I/O w rt Output Co | when the system or pontrol Register (Of 1 | nly supports dual- ffset 84h ~ 8Ch) 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] |
| | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO | ZV port. as general pu and GPIO Po I/O 16] : This ho | rpose I/O w t Output Co TTL rizontal syn | when the system or pontrol Register (Of 1 chronization pulse | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. |
| | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu | rrpose I/O w rt Output Co TTL rizontal synt | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] |
| GPIO[16] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po | rrpose I/O w rt Output Co TTL rizontal syn- irpose I/O w rt Output Co | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data |
| GPIO[16] M_VSYNC/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu | rrpose I/O w rt Output Co TTL rizontal synt | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. |
| GPIO[16] M_VSYNC/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O | Irpose I/O w rt Output Co TTL rizontal syn- irpose I/O w rt Output Co TTL | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or ontrol Register (Of 1 | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] |
| GPIO[16] M_VSYNC/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O I/O SPIO[17] : Th | Irpose I/O w t Output Co TTL rizontal sym irpose I/O w t Output Co TTL is vertical s | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or ontrol Register (Of 1 synchronization pu | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPI0[17] EG docking or 3rd ZV port to the OZ6860 |
| GPIO[16] M_VSYNC/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O I/O GPIO[17] : Th a s general pu | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical s irpose I/O w | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or ontrol Register (Of 1 synchronization pu vhen the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] |
| GPIO[16] M_VSYNC/ GPIO[17] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FPIO[17] : Th as general pu and GPIO Po | Irpose I/O w t Output Co TTL rizontal syn- rizontal syn- troutput Co TTL is vertical s irpose I/O w tt Output Co | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or ontrol Register (Of 1 synchronization pu vhen the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O I/O GPIO[17] : Th a s general pu | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical s irpose I/O w | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or ontrol Register (Of 1 synchronization pu vhen the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O 3PIO[17] : Th as general pu and GPIO Po I/O | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w rt Output Co TTL is vertical s irpose I/O w tt Output Co TTL | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO | ZV port. a sgeneral pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O SPIO[17] : Th as general pu and GPIO Po I/O 3] : This pixe | Irpose I/O w t Output Co TTL rizontal syn Irpose I/O w t Output Co TTL is vertical s Irpose I/O w t Output Co TTL Clock inpu | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [1 You also can configure those signals | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FPIO[17] : Th as general pu and GPIO Po I/O 3] : This pixe as general pu | Irpose I/O w t Output Co TTL rizontal syn irpose I/O w t Output Co TTL is vertical s is vertical s is vertical s is vertical s troose I/O w t Output Co TTL clock inpu | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [12 You also can configure those signals register, GPIO Output Data Register | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FPIO[17] : Th as general pu and GPIO Po I/O 3] : This pixe as general pu | Irpose I/O w t Output Co TTL rizontal syn Irpose I/O w t Output Co TTL is vertical s Irpose I/O w tt Output Co TTL clock inpu Irpose I/O w | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [1 You also can configure those signals | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FPIO[17] : Th as general pu and GPIO Po I/O 3] : This pixe as general pu | Irpose I/O w t Output Co TTL rizontal syn irpose I/O w t Output Co TTL is vertical s is vertical s is vertical s is vertical s troose I/O w t Output Co TTL clock inpu | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [12 You also can configure those signals register, GPIO Output Data Register | ZV port. a sgeneral pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O SPIO[17] : Th as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po A GP | Irpose I/O w t Output Co TTL rizontal syn Irpose I/O w t Output Co TTL is vertical s Irpose I/O w tt Output Co TTL clock inpu Irpose I/O w | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data |
| M_HREF/ GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O FIO[17] : The as general pu and GPIO Po I/O I/O B] : This pixe a s general pu and GPIO Po I/O I/O B] : This pixe a s general pu and GPIO Po I/O I/O | Irpose I/O w t Output Co TTL rizontal sym irpose I/O w t Output Co TTL is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co | vhen the system or ontrol Register (Of 1 chronization pulse vhen the system or ontrol Register (Of 1 synchronization pu vhen the system or ontrol Register (Of 1 t from MPEG dock vhen the system or ontrol Register (Of 1 | nly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O FIO[17] : This a general pu and GPIO Po I/O B] : This pixe a general pu and GPIO Po I/O I/O IO[19] : This c | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical s irpose I/O w t Output Co TTL clock inpu clock inpu irpose I/O w t Output Co TTL clock inpu irpose I/O w | when the system or ntrol Register (Of 1 chronization pulse when the system or pontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or ontrol Register (Of 1 PCM data from do | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA cking MPEG or 3 | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [14 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O I/O IO[19] : This c when the sys | Irpose I/O w t Output Co TTL rizontal syn- rizontal syn- rizpose I/O w rt Output Co TTL is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or ontrol Register (Of 1 PCM data from do poprts dual-slot Z | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA cking MPEG or 3 | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPI0[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPI0[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPI0[15] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [15 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O IO[19] : This c when the sys Control Regis | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w rt Output Co TTL is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su iter (Offset | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or ontrol Register (Of 1 PCM data from do poprts dual-slot ZN 84h ~ 8ch) | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG hly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP hly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] FEG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [14 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O I/O IO[19] : This c when the sys | Irpose I/O w t Output Co TTL rizontal syn- rizontal syn- rizpose I/O w rt Output Co TTL is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or ontrol Register (Of 1 PCM data from do poprts dual-slot Z | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA cking MPEG or 3 | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O BPIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O IO[19] : This c when the sys Control Regis | Irpose I/O w t Output Co TTL rizontal syn: rizose I/O w rt Output Co TTL is vertical s is vertical s is vertical s is vertical s ripose I/O w tt Output Co TTL clock inpu inpose I/O w tt Output Co TTL igital audio tem only su ter (Offset TTL | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or ontrol Register (Of 1 PCM data from do pports dual-slot ZN 84h ~ 8ch) 1 | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG hly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP hly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 7 ports. Refer to 1 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [12 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [| ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O SPIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 10[19] : This cu Control Regis I/O 20] : This aud | Irpose I/O w t Output Co TTL rizontal syn- rizonse I/O w rt Output Co TTL is vertical s is vertical s is vertical s ripose I/O w rt Output Co TTL clock inpu urpose I/O w rt Output Co TTL igital audio tem only su ter (Offset TTL io channel (| /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from do pports dual-slot ZN 84h ~ 8ch) 1 left/right) clock from | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG hly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP hly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 7 ports. Refer to 1 4 mA m docking MPEG | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O FIO[17] : This a general pu and GPIO Po I/O B] : This pixe a general pu and GPIO Po I/O B] : This pixe a general pu and GPIO Po I/O IO[19] : This c when the sys Control Regis I/O 20] : This audurpose I/O wh | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical se irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su iter (Offset TTL io channel (en the syste | when the system or netrol Register (Of 1 chronization pulse when the system or pontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or pontrol Register (Of 1 PCM data from do pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock froi m only supports d | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 V ports. Refer to 1 4 mA m docking MPEG ual-slot ZV ports. | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p | ZV port. as general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FPIO[17] : The as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 10[19] : This co when the syse Control Regise I/O 20] : This audurpose I/O wh Coutput Control | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical se irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su iter (Offset TTL io channel (en the systed ol Register (| when the system or netrol Register (Of 1 chronization pulse when the system or pontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or pontrol Register (Of 1 PCM data from do pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock froi m only supports d | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 V ports. Refer to 1 4 mA m docking MPEG ual-slot ZV ports. | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O IO[19] : This c when the sys Control Regis I/O 20] : This audurpose I/O wh | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical se irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su iter (Offset TTL io channel (en the syste | when the system or netrol Register (Of 1 chronization pulse when the system or pontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or pontrol Register (Of 1 PCM data from do pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock froi m only supports d | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA Ise input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 V ports. Refer to 1 4 mA m docking MPEG ual-slot ZV ports. | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [12 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p Output Data Register and GPIO Port 207 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 1/O 1/O 1/O 20] : This aud U/O 20] : This aud U/O 20] : This aud 1/O 20] : This aud 1/O 20] : This aud 20] : Th | Irpose I/O w t Output Co TTL rizontal syn- rizontal syn- rizose I/O w rt Output Co TTL is vertical s is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su ster (Offset TTL io channel (en the syste ol Register (TTL | /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from do pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock fro- m only supports d Offset 84h ~ 8ch) 1 | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA sting or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 V ports. Refer to 4 mA m docking MPEG ual-slot ZV ports. 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p Output Data Register and GPIO Port 207 3rd ZV input Audio SCLK / GPIO [2 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 10[19] : This control Control Regis I/O 1/O 10[19] : This audurpose I/O wh Coutput Control I/O 1] : This serial | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical s is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su ster (Offset TTL io channel (en the syste ol Register (TTL I digital audi | /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from do pports dual-slot ZN 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 v ports. Refer to 0 4 mA m docking MPEG ual-slot ZV ports. 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 FEG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p Output Data Register and GPIO Port 207 3rd ZV input Audio SCLK / GPIO [2 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 10[19] : This control Control Regis I/O 1/O 10[19] : This audurpose I/O wh Coutput Control I/O 1] : This serial | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical s is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL igital audio tem only su ster (Offset TTL io channel (en the syste ol Register (TTL I digital audi | /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from do pports dual-slot ZN 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 v ports. Refer to 0 4 mA m docking MPEG ual-slot ZV ports. 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 FEG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p Output Data Register and GPIO Port 207 3rd ZV input Audio SCLK / GPIO [2 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 1/O 10[19] : This cu vhen the sys Control Regis I/O 20] : This aud urpose I/O wh Coutput Control I/O 1] : This seria urpose I/O wh | Irpose I/O w t Output Co TTL rizontal syn: Irpose I/O w rt Output Co TTL is vertical s Irpose I/O w rt Output Co TTL clock inpu Irpose I/O w t Output Co TTL clock inpu Irpose I/O w t Output Co TTL igital audio tem only su ter (Offset TTL io channel (en the syste ol Register (| /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from dc pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from m only supports d | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG hly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP hly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 V ports. Refer to b 4 mA m docking MPEG ual-slot ZV ports. 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] FEG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [17 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [17 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p Output Data Register and GPIO Port 207 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 1/O 10[19] : This cu vhen the sys Control Regis I/O 20] : This aud urpose I/O wh Coutput Control I/O 1] : This seria urpose I/O wh | Irpose I/O w t Output Co TTL rizontal syn: Irpose I/O w rt Output Co TTL is vertical s Irpose I/O w rt Output Co TTL clock inpu Irpose I/O w t Output Co TTL clock inpu Irpose I/O w t Output Co TTL igital audio tem only su ter (Offset TTL io channel (en the syste ol Register (| /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from dc pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from m only supports d | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG hly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP hly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 V ports. Refer to b 4 mA m docking MPEG ual-slot ZV ports. 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] FEG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ GPIO[21] M_MCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [17 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [17 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [configure those signals as general p Output Data Register and GPIO Port 207 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 1/O 10[19] : This cu vhen the sys Control Regis I/O 20] : This aud urpose I/O wh Coutput Control I/O 1] : This seria urpose I/O wh | Irpose I/O w t Output Co TTL rizontal syn: rizontal syn: rizose I/O w rt Output Co TTL is vertical s is vertical s ripose I/O w rt Output Co TTL clock inpu irpose I/O w t Output Co TTL clock inpu inpose I/O w t Output Co TTL igital audio tem only su iter (Offset TTL io channel (en the systed ol Register (| /hen the system or ontrol Register (Of 1 chronization pulse /hen the system or ontrol Register (Of 1 synchronization pu /hen the system or ontrol Register (Of 1 t from MPEG dock /hen the system or ontrol Register (Of 1 PCM data from dc pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from m only supports d | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG hly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP hly supports dual- ffset 84h ~ 8ch) 4 mA sing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 7 ports. Refer to 1 4 mA m docking MPEG or 3 7 ports. Refer to 1 4 mA m docking MPEG or 3 7 ports. Refer to 1 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ GPIO[21] | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [11 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [207 3rd ZV input Audio SCLK / GPIO [2 configure those signals as general p Output Data Register and GPIO Port 207 | ZV port. a s general pu and GPIO Po I/O 16] : This ho a s general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O 3] : This pixe as general pu and GPIO Po I/O 1/O 1/O 1/O 1/O 1/O 1/O 1/O 1 | Irpose I/O w t Output Co TTL rizontal syn- irpose I/O w t Output Co TTL is vertical s irpose I/O w t Output Co TTL clock inpu irpose I/O w t Output Co TTL idigital audio tem only su ter (Offset TTL io channel (en the systed ol Register (TTL I digital audio tem systed ol Register (TTL | then the system or ontrol Register (Of 1 chronization pulse then the system or ontrol Register (Of 1 synchronization pu then the system or ontrol Register (Of 1 t from MPEG dock then the system or ontrol Register (Of 1 PCM data from do pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 0 Offset 84h ~ 8ch) 1 1 | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por hly supports dual- ffset 84h ~ 8ch) 4 mA ocking MPEG or 3 7 ports. Refer to 4 mA m docking MPEG or ual-slot ZV ports. 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17 EG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[22] 3rd Input Port Audio MCLK / GPIO[22] |
| GPIO[16] M_VSYNC/ GPIO[17] M_PCLK/ GPIO[18] M_SDATA/ GPIO[19] M_LRCLK/ GPIO[20] M_SCLK/ GPIO[21] M_MCLK/ | Input source for docking or 3rd input You also can configure those signals register, GPIO Output Data Register 202 3rd Input Port Video HREF / GPIO You also can configure those signals register, GPIO Output Data Register 203 3rd ZV input port Video VSYNC / C You also can configure those signals register, GPIO Output Data Register 204 3rd ZV input Pixel Clock / GPIO [14 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input Pixel Clock / GPIO [14 You also can configure those signals register, GPIO Output Data Register 205 3rd ZV input PCM Audio Data / GP those signals as general purpose I/C Data Register and GPIO Port Output 206 3rd ZV input Audio LRCLK/ GPIO [2 configure those signals as general p Output Data Register and GPIO Port 207 3rd ZV input Audio SCLK / GPIO [2 configure those signals as general p Output Data Register and GPIO Port 208 3rd ZV input Audio MCLK / GPIO [2 | ZV port. a s general pu and GPIO Po I/O 16] : This ho as general pu and GPIO Po I/O FIO[17] : This as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O B] : This pixe as general pu and GPIO Po I/O IO[19] : This critical Control Regist Control Regist I/O 20] : This seria I/O 20] : This seria | Irpose I/O w t Output Co TTL rizontal syn- rizontal syn- rizo | when the system or ontrol Register (Of 1 chronization pulse when the system or ontrol Register (Of 1 synchronization pu when the system or ontrol Register (Of 1 t from MPEG dock when the system or ontrol Register (Of 1 PCM data from dc pports dual-slot ZV 84h ~ 8ch) 1 left/right) clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from m only supports d Offset 84h ~ 8ch) 1 io PCM clock from m only supports d Offset 84h ~ 8ch) 1 in the digital audio | hly supports dual- ffset 84h ~ 8Ch) 4 mA input from MPEG nly supports dual- ffset 84h ~ 8ch) 4 mA lse input from MP nly supports dual- ffset 84h ~ 8ch) 4 mA ing or 3rd ZV por nly supports dual- ffset 84h ~ 8ch) 4 mA cking MPEG or 3 7 ports. Refer to 4 mA m docking MPEG or 4 mA docking MPEG or 4 mA h docking MPEG or 4 mA | slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video HREF/ GPIO[16] 6 docking or 3rd ZV port to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video VSYNC/ GPIO[17] TEG docking or 3rd ZV port to the OZ6860 slot ZV ports. Refer to GPIO Input Data 3rd Input Port Video Pixel Clock/ GPIO[18] t to the OZ6860. slot ZV ports. Refer to GPIO Input Data 3rd Input Port Audio DATA / GPIO[19] rd ZV input port. You also can configure GPIO Input Data register, GPIO Output 3rd Input Port Audio LRCLK / GPIO[20] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO 3rd Input Port Audio SCLK / GPIO[21] or 3rd ZV input port. You also can Refer to GPIO Input Data register, GPIO |

Power and Ground Pins

| Name | Pin No. | n No. Type Input | | Power Rail | Drive (mA) | Definition |
|----------|----------------------------------|------------------|-------------|---------------------|------------------------|-------------------|
| CORE_VDD | 23, 171, 235 | PWR | N/A | - | - | CORE_VDD |
| | This pin provides power to the c | ore circuitry | of the OZ68 | 60. It can be conne | ected to a 3.3 or 5 vo | olt power supply. |
| CORE_GND | 1,7,19, 27, 39, 51, 83, | GND | N/A | - | - | CORE_GND |
| | 111,147,183,223,247 | | | | | |
| | All OZ6860 ground pins should | be connected | d to system | ground. | | |

Legend

| I/O Type | Description | Power Rail | Source of Output's Power |
|----------|---|---------------|--|
| Ι | Input Pin | 1 | ZV_VCC: outputs powered from Zoomed Video VCC |
| I-PU | Input pin with internal pull-up | 2 | A_SLOT_VCC: outputs powered from the socket A |
| I/O-PU | Input and output internal pull-up | 3 | B_SLOT_VCC: outputs powered from the socket B |
| OD | Open-drain | 4 | PCI_VCC: outputs powered from PCI bus power supply |
| TO | Tri-state output | 5 | CORE_VDD: Internal CORE logic power supply |
| TO-PU | Tri-state output with internal pull-up | | · · · · · · · · · · · · |
| OD-PU | Open-drain output with internal pull-up | | |

PWR Power pin

INTRODUCTION TO OZ6860

Architectural Overview

This section gives a general overview of the architecture of O_2 Micro's OZ6860. It describes the OZ6860's interface with PCI and PCMCIA sockets, windowing, built-in power management features, interrupts, and Interface I/O Register Addressing. The OZ6860 is a Yenta, PCI-2.1, PCMCIA 2.1, JEIDA-4.2, and ExCA compliant PCMCIA controller.

 O_2 Micro's OZ6860 is the solution for today's notebook PCs. It requires no external buffers and can be directly connected to the PC card sockets, thus ensuring the minimal real estate requirement of today's notebook or handheld market. The OZ6860 allows OEMs to design their systems to provide the PC user with a wide range of connectivity options (Modem, Twisted Pair Ethernet, Floppy disk, etc.) as well as eliminating rotating electro-mechanical media (via the widely abundant Flash Memory Cards on the market).

The OZ6860 maintains the 16-bit PC Card physical designs and provides backward compatibility with 16-bit PC cards. The OZ6860 detects when a 16-bit PC Card is inserted into a card socket and configures the socket to provide compatibility with

the 16-bit PC Card. When a CardBus card is inserted into the card socket, the system configures the interface to provide the same enhanced capabilities available to 32-bit PCI devices (including bus mastering). The OZ6860 provides a point-to-point connection between the card socket and CardBus bridge which permits a maximum bandwidth of 132MB/second.

The OZ6860 allows memory and I/O devices to be inserted any time as exchangeable peripherals into the PC sockets. OZ6860 provides 5 programmable memory windows and 2 programmable I/O windows to map the inserted PC cards into the system memory and I/O space. PC cards have both attribute and common memory. Attribute memory is used to indicate to host software the capabilities of the PC Card and to allow host software to change the configuration of the PC Card. Common memory can be used for any purpose that the host software can interpret (flash file system, system memory, floppy emulation, etc.). I/O PC Cards, such as Modem and Ethernet Cards, are supported as if they were I/O devices on the system motherboard. I/O devices, which usually require generation of interrupts are not limited to PCI interrupts. Each interrupt generated by the PC Cards can be steered to several of the standard IRQ lines generated by the OZ6860.

PCI Interface

The OZ6860 is a PCI-To-CardBus bridge chip. The OZ6860 functions as a PCI slave device transferring I/O and memory cycles on PCI to PCMCIA for 16-bit PC Card Interface. For 32-bit CardBus cards, the OZ6860 functions as a PCI-TO-PCI bridge. The OZ6860 does a positive decode of the address provided by the memory and I/O window registers. The CardBus Socket registers and PCMCIA ExCA I/O internal registers are accessed by programming the PC Card Socket Status and Control Registers Base Address Register 0 and the 16-bit PC Card Legacy Mode Base Address Register.

PCMCIA Socket Interface

The PCMCIA/JEIDA interface consists of 60 signals and 8 power connections that interface to PC cards through a 68 pin socket. Each OZ6860 can be configured to support up to two PC cards sockets directly, with the provision to allow up to eight PC card sockets in multiples of two. The OZ6860 supports two PC card types (either memory or I/O) interchangeably. It accomplishes this by multiplexing some of the static signals that are defined differently for memory and I/O PC card's configured appropriately by accessing the PC card's configuration registers.

Memory and I/O Window Mapping

Memory address mappings for the OZ6860 bridge are on 4K byte boundaries with a minimum mapping of 4 Kbytes. OZ6860 may be mapped anywhere within the address space assigned to the bridge. The OZ6860 provides two memory base and limit register pairs which may be used for mapping memory mapped I/O or prefetchable memory space.

Two I/O mapping register pairs are provided for each socket, allowing some fragmenting of I/O space on a card and interleaving of I/O space with other I/O devices.

Multiple PC cards in a system can conflict if they try to utilize the same system memory and I/O range. The OZ6860 allows mapping of each PC card into separate memory and I/O ranges through the use of 5 programmable memory windows and 2 programmable I/O windows for 16-bit PC cards OR through two memory or I/O windows for 32-bit CardBus cards thus avoiding system configuration conflicts. The OZ6860 has 5 memory windows with memory start address, end address, offset address and upper address register to select 16-Mbyte page. The OZ6860 provides memory paging, memory address mapping for both PC card attribute and common memory, and I/O address mapping. The OZ6860 includes registers allowing access to the card information structure and card configuration registers within the attribute memory described by the PCMCIA/JEIDA PC Card Standard.

Zoomed Video Port

The OZ6860 has the capability to support three zoomed video input sources such as dual socket ZV port, docking ZV port or on-board MPEG ZV source without requiring external buffers. The OZ6860 eliminates external buffers and customized socket services drivers required to support different notebook system.

The OZ6860 provides the system ZV support configuration readout register (Configuration Offset 80h) to indicate that the system supports one slot ZV port on socket A or B, dual-slot ZV port support or dual-slot plus external ZV port support. The OZ6860 uses a Power On Initialization (POI) scheme that eliminates the need for an EEPROM during power down. Information concerning interface voltage levels, which sockets are supported and how many sockets are supported is stored in the configuration read-out register. Since the OZ6860 is capable of retaining this information, the external EEPROM that is normally used to provide this information is no longer required.

The ZV Port provides a low-cost solution that allows video data on a PC Card to be transferred directly into the VGA frame buffer. The video and audio data is transferred real-time without the requirement for PC Card to buffer data. The PC Card sends audio data to the host system using Pulse Code Modulation (PCM). Since video data is transferred via a dedicated bus, high throughput is achieved without the need to implement costly bus mastering capability and eliminates the latency problems associated with gaining control of the system bus (PCI Bus).

The OZ6860 provides the dedicated ZV video port to LCD which totally are 19 signals Y[7:0], UV[7:0] (socket address A[25:8], HREF (A[10]), VSYNC(A[11]) and PCLK(IOIS16#) and ZV audio port which totally are 4 signals SDATA(SPKR#), LRCLK(INPACK#), SCLK(A[7]) and MCLK(A[6]). In ZV mode, our socket address lines A[25:4] of PC Card interface are placed into a high impedance state and pass the ZV signals from PC ZV cards to our dedicated output ZV port (ZV Y[7:0], ZV_UV[7:0], ZV_HREF, ZV_VREF, ZV_HCLK, ZV_SDATA, ZV_LRCLK, ZV_SCLK and ZV_MCLK). Note that A[3:0] remains active to read/write the data to PC ZV cards. By programming the Socket Zoomed Video Control Register and MPEG Zoomed Video Input Control Register, you can select the Zoomed Video Port input source from either Socket A or Socket B or 3rd port MPEG and pass those ZV signals to the output dedicated ZV Port. At the same time, only one ZV input source will be active.

General Purpose I/O

The 3rd ZV input signals of the OZ6860 are multiplexed with 23 general purpose I/O pins if the system only supports dual-slot ZV support. By programming GPIO Port Output Control Register to configure 23 GPIOs as GPO or GPI.

Power Management

The OZ6860 implements power management for each PC card socket. Socket power management is controlled through programming the POWER and RESETDRV control register.

The OZ6860 will automatically enter into lower power consumption state when memory windows and I/O windows are disabled or when sockets become empty.

A unique feature is provided by the OZ6860 to support the host system suspend/resume operation. During suspend mode, if a previously inserted 5V card is swapped with a lower voltage card, an improper voltage would then be applied to the new, lower voltage card thus damaging the PC card. The OZ6860 provides a mechanism internal to the chip to automatically

resense the proper voltage that needs to be applied to the PC card once the system is resumed. This mechanism protects the PC cards from accidental removal and insertion of the card during suspend mode when the controller is normally unaware of such change.

ACPI – PCI BUS Power Management Interface

The OZ6860 is compliant with the ACPI-PCI Bus Power Management Interface Specification for PCI to CardBus Bridges and Device Class Power Management Reference Specification – PC Card Controller Device Class. The OZ6860 supports the D0,

D1, D2 and D3 states and PME# pin. The whole Power Management Register Block is located at PCI configuration register A0h and A4h. The ACPI O/S can program the OZ6860 into the different power saving states (D1 or D2 or D3) based on the whole system activity on the PCMCIA/CardBus interface. Any Wake Event will request the O/S to bring back the OZ6860 to the full on state ,D0, through the PME#. Systems must route the PME# signal to the appropriate system logic to wake the system. For example, an ACPI compliant systems may route this signal to the SCI# interrupt. Please refer our PME# application note for detail.

Socket Power Control

The OZ6860 supports two types of Socket Power Control modes:

- Parallel Socket Power Control Mode
- Serial Socket Power Control Mode

Parallel Socket Power Control Mode:

The OZ6860 supports conventional parallel interface to socket power control devices. The OZ6860 generates three pins VPP_VCC, VCC_3#, VCC_5# for each socket to control the socket power through the power FET chip like Micrel 2563A.

Serial Socket Power Control Mode:

The OZ6860 provides two pins to serially control the socket power. Following are the three socket power control modes supported by the OZ6860:

- Texas Instruments TP2206/02IDF Serial Signaling Mode
- System Management Bus Signaling Mode

The socket power-control signaling mode is usually established during power-on reset the level on SDATA/SMBDATA and SLATCH/SMBCLK.

Texas Instruments TP2206/2202IDF Serial Signaling Mode:

In this mode, the OZ6860 supports the Texas Instruments TP2206/2202IDF dual-socket PC Card power interface switch. The OZ6860 uses three-pins for this mode. The pin SCLK is usually connected to 32-kHz clock which is available on the system. The SCLK serves as a reference clock for the OZ6860 and as a clock to the TP2206/02IDF. The data is serially transferred over SDATA and the latch signal is SLATCH.

System Management Bus Signaling Mode:

In this mode, the OZ6860 supports the Intel System management BUS (SMB) protocol. The serial data is available on the SMBDATA pin and the serial clock is on the SMBCLK pin. The SCLK pin is used as a reference clock for the OZ6860. The Maxim MAX 1601 dual-channel PC Card network supports the SMB protocol.

Interrupt Support

OZ6860 supports two types of interrupt modes:

- ISA architecture defined totem-pole IRQ's
 - PCI architecture defined open-drain active

PCI + ISA-Architecture-Compatible Interrupt and PCI INTA# & INTB# Mode:

The OZ6860 provides ten interrupt pins for this feature. By programming internal register 3A bit 7 this feature can be enabled or disabled. The default mode is set to be enabled.

OZ6860's 10 IRQ's can all be configured as edge-mode interrupts to support the standard interrupt form I/O type PC card and card status change interrupts, or as level mode interrupts to support I/O type PC card with pulse-mode interrupt requests.

The OZ6860 can also be configured to run IRQ14 level mode, while all other IRQs are in edge-trigger mode, therefore supporting PC cards with pulse-mode and edge-mode interrupts, and card status change interrupts simultaneously.

PCI-Architecture Compatible Mode:

In this mode the OZ6860 has four different ways to generate the interrupts to the interrupt controller. The OZ6860 can support ISA IRQ and PCI Interrupt at the same time. Cardbus uses PCI Interrupt and R2 cards (PC Card 16-bit) can use ISA 10 IRQs in the parallel or serial mode.

- PCI Interrupt Mode
- PC/PCI Interrupt Mode
- PCI/Way Interrupt Mode

PCI Interrupt Mode:

For CardBus cards (32-bit PC Card), the status change interrupt and CINT event interrupts use this mode. Socket A and Socket B individually use INTA# and INTB#.

PC/PCI Interrupt Mode:

This mode supports the mobile PC/PCI Extended Programming Mode. In this mode two pins are provided for SIN# and SOUT# which interface with SIC (serial interrupt controller). The SIC is clocked by PCI clock.

PCI/Way Interrupt Mode:

In this mode the OZ6860 provides a IRQ serializer pin to the interrupt controller. The IRQSER is simply a wired-or structure that replicates the state of each internal IRQ. This signal is bidirectional. With PCI INTA# & INTB# pins and IRQSER, the OZ6860 can support all ISA IRQs and PCI interrupts to meet Microsoft PC97 requirements.

VESA Serialized IRQ :

This is a very similar to PCI/WAY Interrupt Mode. It uses only one IRQSER pin to cover all ISA interrupt IRQ0-IRQ15 and PCI INTA#, INTB#, INTC# and INTD#. You can enable this mode by PCI Configuration register 90h bit[16] and bit[12:10]

Win97 IRQ Support

In compliance to the latest PC 97 guidelines, O_2 Micro's OZ6860 supports simultaneous configuration of both ISA and PCI Interrupt modes for maximum design flexibility. OZ6860 CardBus Bridge is configurable to utilize ISA Interrupt mode for PC Card 16 cards and PCI Interrupt mode for PC Card 32 cards concurrently.

R2 Card (PC Card 16 card) is in either PC/PCI , PCI/Way or ISA IRQ Interrupt modes selectable through the System Interrupt Mode bits (bit [1:0] of O_2 Micro Mode Control D Register), while R3 Card (PC Card 32 card) are always in PCI Interrupt mode. For R2 Card with PC/PCI Interrupt mode, pin 237 and pin 238 are dedicated as SOUT# and SIN#, respectively. If R2 Card is configured for PCI/Way Interrupt mode, IRQ5/ SOUT# /IRQSER is used as IRQSER interrupt while IRQ7/SIN# is not used. For R3 Card in PCI Interrupt mode, INTA# and INTB# are used as interrupts for Socket A and Socket B, respectively.

Interface I/O Register Addressing

All the OZ6860 Socket Status & Control Registers for 32 Bit PC Cards can be accessed through PC Card Socket Status and Control Registers Base Address (Configuration Register 10h) offset 00h to 7FFh. The ExCA registers implemented in the OZ6860 can be accessed via PC Card Socket Status and Control Registers Base Address (Configuration Register 10h) offset 800h to FFFh or via the 16-bit PC Card Legacy Mode Base Address Register (Configuration Register 44h) for 16-bit PC Cards.

For the 16-bit PC Card Legacy Mode Base Address Register ,the first I/O address (16-bit PC Card Legacy Mode Base Address Register) is the OZ6860's index register. The second I/O address (16-bit PC Card Legacy Mode Base Address Register + 01) is the OZ6860's data register.

The index register and the data register are read/write registers. The OZ6860 will not respond to a data register read or write operation or to an index register read operation unless the index register has first been written to with a valid index. *Refer to PCI Memory Address Space Table.*

Write Buffer and CardBus Master Mode:

The OZ6860 is the PCI-TO-PCI bridge type CardBus controller, since the CardBus and PCI are running at the same clock speed and are the same bus width, there is basically no performance difference between the two.

The OZ6860 supports full depth 32-bit write buffers for PCI-To-CardBus and CardBus-To-PCI master modes. The OZ6860 can

do the zero wait state burst write to Cardbus cards and Cardbus master cards burst write to PCI Bus.

Programmable Output pin for PME#, CLKRUN#, Ring-out, SocketA-Activity , SocketB-Activity and Global-Activity

The OZ6860 provides the programmable pin location mux with IRQs for Ring-out, SocketA_Activity, SocketB_Activity and Global_Activity.

The Ring-out pin pulse mode directly reflects PCMCIA/CardBus Ring-in pin. This Ring-out pin is for system wake-up during suspend mode. The ACPI/PC97 requires this Ring-out function and feature.

SocketA_Activity and SocketB_Activity can be directly connected to LCD ICON Display driver to indicate each socket busy/idle state. The SocketA_Activity is muxed with LED_OUT signal. SocketB_Activity is muxed with 10 IRQs .

Global_Activity can be used as one of external event to system core logic chipset to monitor the PCMCIA/ CardBus activity .This signal Global_Activity is PCI clock cycle base and is active when there is any read/write to socket A/ B and related internal registers.

PME# - Power Management Event pin, ACPI-PCI Bus Power Management Interface Spec, a power management event is the process by which a PCI function can request a change of its power consumption state. Typically, a device uses a PME to request a change from a power savings state to the fully operational state. This pin can be routed to one of 13 IRQs and power control pins.


Refer to PCI Configuration Register 90h (Mux Control Register) and Application Note for detailed description.

PCI 2.1 Subsystem Vendor ID to meet PC 98 requirements


The OZ6860 meets the PC 98 requirements for Subsystem Vendor ID support. OZ6860 implements a write-enable bit in the PCI user-defined space. The BIOS can turn this bit on, change the Subsystem Vendor ID, then turn it off.

Refer to the Subsystem Vendor ID application note for detail.


Interrupt Modes for OZ6860:








PC/PCI Interrupt Mode




PCI/Way Interrupt Mode




PCI + ISA Legacy Parallel Interrupt Mode


Socket Power Control Modes for OZ6860:



Texas Instruments TPS2202IDF Serial Signaling Mode




System Management Bus Signaling Mode




PCMCIA Power Control Parallel Mode

OZ6860 Block Diagram




Zoomed Video System Blocks



PCI CONFIGURATION REGISTERS

The OZ6860 has two separate configuration spaces. There is one implemented for each socket. The second socket is the second function and starts at 100h. When configured as a two slot CardBus bridge, the bridge has two configuration spaces, Function 0 is for Socket A(0), Function 1 is the CardBus configuration for Socket B(1). The OZ6860 has been defined as closely as possible to PCI-to PCI Bridge. PCMCIA ExCA registers are accessed though either Memory Base Address Register or the Legacy Mode Base Address Register.

CAUTION: If bits indicated as read only (R:) are to be written to, they should be written to zero.



CardBus Bridge Configuration Registers

Vendor ID and Device ID (Offset :00h, 100h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------|---|
| 15-0 | Vendor ID | This read-only field is the Vendor identification assigned to O ₂ Micro by the PCI Special Interest Group. This field will always read back 1217h. |
| 31-16 | Device ID | This read-only field is the device identification assigned to this device by O ₂ Micro. This field will always read back 6836 for the OZ6860. (Revision number identification for the OZ6860 part itself is indicated by the Revision ID field in the Revision ID and Class Code register at offset 08h. |

Command and Status(Offset : 04h, 104h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--|--|
| 0 | PCI I/O Space Enable | 0 (default) The I/O space for the OZ6860 is disabled. Any reads or writes to the I/O space will be ignored. This applies to both the I/O registers of the OZ6860 itself as well as any I/O windows that might have been enabled to the PCMCIA sockets. 1 The I/O specs for the OZ6860 is enabled and will respond to reads and writes to the I/O address range defined in Base Address 0 register as well as any I/O window addresses. |
| 1 | PCI Memory Space Enable | 0 (default)The memory space for the OZ6860 is disabled. Any reads or writes to the memory space will be ignored. This applies to both the memory registers of the OZ6860 itself, as well as any memory windows which might have been enabled to the PCMCIA sockets.1The memory space for the OZ6860 is enabled, allowing memory window access. |
| 2 | Bus Master Enable | This bit controls whether or not the OZ6860 can act as a PCI bus initiator (master). The OZ6860 can take control of the PCI bus only when this bit is set. 0 (default) Disables the OZ6860's ability to generate PCI bus master accesses. 1 Enables the OZ6860's ability to generate PCI bus master accesses. |
| 4 | Capabilities List | 1 This bit indicates a list of new PCI Power Management Capabilities is implemented. Register at 14h provides an offset into the PCI Configuration Space pointing to the location of the first item in the Capabilities list. |
| 6 | Parity Error Check/Report Enable | 0 Disables parity checking reporting in the OZ6860. 1 Enables parity checking reporting in the OZ6860. |
| 7 | Wait Cycle Enable | This bit is read/writable. 0 Indicates no address stepping 1 Indicates that the OZ6860 employs address stepping |
| 8 | System Error (SERR#) Enable | This bit enables the OZ6860's reporting of system errors by assertion of the SERR# pin when address parity errors occur. Bit 6 must also be set to "1" to allow detecting of conditions that allow SERR# activation. See also description of bit 30. 0 Disables activation of SERR# on address parity error. 1 Enables SERR# activation whenever an address parity error is internally detected (slave |
| | | mode). |
| 19:16 | Read Only | 0 Reserved |
| 20 | Read Only | 1(default) Capabilities List - This bit indicates whether this function implements a list of extended capabilities such as PCI Power Management. When set this bit indicates the presence of a Capabilities List. OZ6860 supports the Capabilities List. |
| 23-21 | Reserved | 0 This bit is Reserved and will always read "0". |
| 24 | Master Data Parity Error Reported | This bit is Reserved and will always read "0". |
| 26-25 | DEVSEL# Timing | The OZ6860 always responds as a medium-speed device. Thus, this field always reads back "01". |
| 30 | System Error (SERR#) Generated | This bit is set whenever the OZ6860 asserts SERR# because of internal detection of a PCI address parity error. Bit 8 of this register must be set before system errors can be reported, and bit 6 must be set to allow address parity errors to be detected. The OZ6860 only asserts SERR# if address parity errors occur. No other chip or system action will cause SERR# to be driven active. 0 SERR# not asserted by this device. 1 SERR# was asserted by this device, indicating a PCI address parity error. |
| 31 | Address/Data Parity Error Detected | This bit indicates whether a parity error was detected, independent of whether the OZ6860 is in bus master mode or whether bit 6 of this register is a "1". 0 No data parity errors detected. |
| | | 1 Address or data parity error detected. |

Revision ID and Class Code (Offset : 08h, 108h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------|---|
| 7-0 | Revision ID | This read-only field identifies the revision level of the OZ6860 chip. It will be read back 6xh |
| 31-8 | Class Code | This read-only field identifies the OZ6860 as a PCI-to PCMCIA bridge device. It will read back 060700h. |

Cache Line Size, Latency Timer, Header Type, and BIST (Offset : 0Ah, 10Ah)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------|---|
| 23-16 | Header Type | This read-only field specifies that OZ6860 is a multi-function PCI to CardBus device. It will always read back 82h. |

Base Address 0 (Offset : 10h, 110h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------------|--|
| 31-0 | Base Address | This register points to the memory mapped I/O space that contains both the CardBus and 16-bit Status and Control registers. CardBus Status and Control registers start at offset 000h and the 16-bit card registers start at offset 800h. Bits [31:11] are R/W. Bits [11:00] are hardwired to zero. This indicates to configuring software that the bridge wants 4K bytes of non-prefetchable memory space, starting on a 4K boundary, that can be mapped anywhere in memory. This register's bits adhere to the definitions set out in the PCI Local Bus Specification. |

Capabilities Pointer, Cap_Ptr (Offset : 14, 114h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------|---|
| 7-0 | Cap_Ptr | Default Read Only value is A0h. This register provides an offset into the PCI's Configuration Space for the location of the first item in the Capabilities Linked List. |

(Offset: 15h, 115h)

| 1 | | , , | |
|---|----------|----------|-----------------|
| | BIT | NAME | DESCRIPTION |
| | POSITION | | |
| | 15-0 | Reserved | Read back 0000h |

Secondary Status (Offset : 16h, 116h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------------|---|
| 31-16 | Secondary Status | The Secondary Status Register is similar in function to the Primary Status Register but contains information relating to the CardBus. Bit 14 of this register is defined differently than the Primary. When set it indicates that the bridge has detected SERR# asserted on the CardBus. This function is identical to that specified in the PCI to PCI bridge specification. |

PCI Bus Number (Offset : 18h, 118h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------------|---|
| 7-0 | PCI Bus Number | The Primary Bus Number identifies the number of the PCI Bus on the Primary side of the bridge. This is set by the appropriate configuration software. |

CardBus Bus Number (Offset : 19h, 119h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------------------|--|
| 15-8 | CardBus Bus Number | The CardBus Bus Number identifies the number of the CardBus attached to the socket. This is set by PCI BIOS configuration software or Socket Services software. This register is called the "secondary Bus Number" on a PCI to PCI bridge. |

Subordinate Bus Number (Offset : 1Ah, 11Ah)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------------------|---|
| 23-16 | Subordinate Bus Number | The Subordinate Bus Number is a register defined for PCI to PCI bridges. It holds the number of the bus at the lowest part of the hierarchy behind the bridge. Normally, a CardBus bridge will be at the bottom of the bus hierarchy and this register will hold the same value as the CardBus Bus Number register. |

CardBus Latency Timer (Offset : 1Bh, 11Bh)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------------|---|
| 31-24 | CardBus Latency Timer | The CardBus Latency Timer has the same functionality of the primary PCI Bus Latency Timer but applies to the CardBus attached to this specific socket. This is set by PCI BIOS configuration software or Socket Services Software. |

Memory Base #0(Offset : 1Ch, 11Ch)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------------|---|
| 31-0 | Memory Base #0 | The Memory Base register defines the bottom address of a memory mapped I/O space. The upper 20 bits of this register correspond to AD[31:12]. The bottom 12 bits of this register are read only and return zero when read. This window is enabled by bit #1 of the Command register. Prefetching within this window is controlled by bit #8 of the Bridge Control register. The default is enabled and should only be cleared if Memory Reads will cause side effects on the installed cards. |

Memory Limit #0 (Offset : 20h, 120h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------|--|
| 31-0 | Memory Limit #0 | The Memory Limit register defines the top address of a memory mapped I/O space. The upper 20 bits of this register correspond to AD[31:12]. The bottom 12 bits of this register are read only and return zeros when read. The bridge assumes the bottom address bits [11:0] are ones to determine the range defined. Both Memory Windows are enabled by Command register bit #1. To disable either windows individually, the Limit register of that range should be set below the Base. This will cause the bridge to never detect a hit on that window. |

Memory Base #1(Offset : 24h, 124h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------|--|
| 31-0 | Memory | The Memory Base has the same functionality as Memory Base 0. This window is enabled by bit #1 of the |
| | Base #1 | Command register. Prefetching within this window is controlled by bit #9 of the Bridge Control register. The |
| | | default is enabled and should only be cleared if Memory Reads will cause side effects on the installed card. |

Memory Limit #0(Offset : 28h, 128h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------------|--|
| 31-0 | Memory Limit #0 | The Memory Limit 1 register has the same functionality as the Memory Limit 0 register. |

I/O Base #0 (Offset : 2Ch, 12Ch)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------------------------------|--|
| 15-0 | I/O Base #0 (Lower 16 Bits) | The I/O Base register defines the bottom address of an address range that is used by the bridge to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[15:0]. Bits AD[1:0] are used to indicate whether the bridge implements 16 or 32 bit I/O addressing. |
| | | For address decoding, if only 16 bit addressing is implemented the bridge must determine that the upper 16 bits of address are zeros before accepting an access. Address bits AD[15:2] provide the 4 byte granularity required by CardBus. This I/O mapping varies from a PCI to PCI bridge, in that it allows mapping the windows on a 4 byte boundary with a minimum size of 4 bytes. A PCI to PCI bridge maps I/O windows on 4K boundaries with a minimum 4 Kbyte size. |

I/O Base #0 (Offset :2Eh, 12Eh)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------|---|
| 31-16 | I/O Base #0 | This optional register is an extension to the I/O Base Register. It defines bits AD[31:16]. The I/O Limit Upper |
| | (Upper 16 | 16 Bits Register are not implemented. I/O devices behind the bridge will all be mapped below 0001 000h and |
| | Bits) | the bridge validates that bits AD[31:16] are all set to zero before accepting an access. |

I/O Limit #0 (Offset :30h, 130h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------------------------|--|
| 15-0 | I/O Limit #0 (Lower 16 Bits) | The I/O Limit register defines the top address of the address range that is used by the bridge to determine when to forward an I/O access to the CardBus. The bits in this register correspond to AD[15:00]. |

I/O Limit #0(Offset :32h, 132h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------------------------|---|
| 31-16 | I/O Limit #0 (Upper 16 Bits) | This optional register is an extension to the I/O Limit Register. |

I/O Base #1 (Offset :34h, 134h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------------------|---|
| 15-0 | I/O Base #1 (Lower 16 Bits) | The I/O Base register defines the bottom address of an address range that is used by the bridge to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[15:0]. Bits AD[1:0] are used to indicate whether the bridge implements 16 or 32 bit I/O addressing. For address decoding, if only 16 bit addressing is implemented the bridge must determine that the upper 16 bits of address are zeros before accepting an access. Address bits AD[15:2] provide the 4 byte granularity required by CardBus. This I/O mapping varies from a PCI to PCI bridge, in that it allows mapping the windows on a 4 byte boundary with a minimum size of 4 bytes. A PCI to PCI bridge maps I/O windows on 4K boundaries with a minimum 4 Kbyte size. |

I/O Base #1(Offset :36h, 136h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------------------|--|
| 31-16 | I/O Base #1 (Upper 16 Bits) | This optional register is an extension to the I/O Base Register. It defines bits AD[31:16]. The I/O Limit Upper 16 Bits Register are not implemented. I/O devices behind the bridge will all be mapped below 0001 000h |
| | | and the bridge validates that bits AD[31:16] are all set to zero before accepting an access. |

I/O Base #1(Offset :38h, 138h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------------------------|--|
| 15-0 | I/O Limit #1 (Lower 16 Bits) | The I/O Limit register defines the top address of the address range that is used by the bridge to determine when to forward an I/O access to the CardBus. The bits in this register correspond to AD[15:00]. |

Interrupt Line, Interrupt Pin, Min_Gnt, and Max_Lat (Offset : 3Ch, 13Ch)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------------|--|
| 7-0 | Interrupt Line | This register is used in the manner defined in the PCI Local Bus Specification and PCI to PCI Bridge Specification. |
| 15-8 | Interrupt Pin | Read only register. Bit definition adheres to the PCI Local Bus Specification and PCI to PCI Bridge Specification. |
| 31-24 | Reserved | |

Bridge Control Register (Offset : 3Eh, 13Eh)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|------------------------------------|--|
| 0 | Parity Error Response Enable | Controls the response to parity errors on the CardBus. When 0 parity errors are ignored. When set parity on the CardBus is checked and errors reported. Default on reset is zero (disabled). |
| 1 | SERR# Enable | Controls forwarding of SERR# signals indicated on the CardBus. When set the bridge will forward to the PCI bus a SERR# indication on the CardBus. Default on reset is zero (disabled). |
| 2 | ISA Enable | This applies only to addresses that are enabled by the I/O Base and Limit registers and are also in the first 64 Kbytes of PCI I/O space. When set the bridge will block forwarding from PCI to CardBus I/O transactions addressing the last 768 byte in each 1 Kbyte block. In the opposite direction (CardBus to PCI) I/O transactions will be forwarded if they address the last 768 byte in each 1 K block. Default on reset is zero (disabled). |
| 3 | VGA Enable | Modifies the bridge's response to VGA compatible addresses. When the VGA enable bit is set the bridge will forward transactions to the following ranges: |
| | | Memory: 0A 0000h to 0B FFFFh |
| | | I/O: Addresses where AD[9:0] are in the ranges 3B0h to 3bbh and 3C0h to 3dFh (inclusive of ISA address aliases; AD[15:10] are not decoded. |
| | | When the VGA Enable bit is set forwarding of these accesses is independent of both the I/O and memory address ranges. Forwarding is also independent of the setting of the ISA Enable bit in the Control register or the VGA Snoop bit in the Command register. Forwarding of these accesses IS affected by the I/O and Memory Enable bits in the Command register. Default on reset is zero (disabled). |
| 4 | Reserved | Returns zero on read. |
| 5 | Master Abort Mode | Controls the behavior of the bridge when a master abort occurs on either PCI or CardBus interface when the bridge is master. |
| | | When not set the bridge must return all ones if a master abort occurs during a read. During a write the data should be dropped in the bit bucket. |
| | | When the bridge signals a target abort to the requesting master when the corresponding transaction on the opposite bus terminates with a master abort and the transaction on the source side is not complete (reads and non-posted writes). If the transaction on the source bus is complete, and SERR# is enabled in the Command register, the bridge must assert SERR# on the PCI Bus. Default on reset is zero. |
| 6 | CardBus Reset | When set the bridge will assert and hold CRST#. When cleared the bridge will deassert CRST#. This bit may be set by software. It will also be set by hardware when the controller executes the powerdown sequence. This bit is cleared only by software. CRST# is a wire-OR of this control bit and PCIRST#. |
| 7 | IREQ-INT Enable | When set this bit enables the IRQ routing register for 16 bit cards. When cleared IRQ interrupts will be routed to the INT pin indicated by the Interrupt Pin register. This bit should be cleared by PCIRST#. |
| 8 | Memory 0 Prefetch Enable | When set enables Read prefetching from the memory window defined to by the Memory Base 0 and Memory Limit 0 registers. Default on reset is one (enabled). |
| 9 | Memory 1 Prefetch Enable | When set enables Read prefetching from the memory window defined to by the Memory Base 1 and Memory Limit 1 registers. Default on reset is one (enabled). |
| 10 | Write Posting Enable | Enables posting of Write data to and from the socket. If this bit is not set the bridge must drain any data in its buffers before accepting data for or from the socket. Each data word must then be accepted by the target before the bridge can accept the next from the source master. The bridge must not release the source master, until the last word is accepted by the target. Operating with write posting disabled will inhibit system performance, |
| 15-11 | Reserved | Return zero on read. |
| | | |

Subsystem Vendor ID(Offset :40h, 140h)

| Ē | BIT POSITION | NAME | DESCRIPTION |
|---|-----------------|---------------------|--|
| | 15-0 | Subsystem Vendor | This optional register is identical to that described in Revision 2.1 of the PCI specification. Must return zeros if not implemented. For PC 98 compliance , please see the Subsystem Vendor ID section. |

Subsystem ID (Offset :42h, 142h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------|--|
| 15-0 | Subsystem ID | This optional register is identical to that described in Revision 2.1 of the PCI specification. Must return zeros if not implemented. For PC 98 compliance , please see the Subsystem Vendor ID section. |

PC Card 16 Bit IF Legacy Mode Base Address(Offset :44h, 144h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---|---|
| 31-0 | PC Card 16 Bit IF Legacy Mode Base Address | This optional register points to the index and data registers that resided at 3E1 and 3E0 in the 82365. This register is intended only for legacy mode operation. It is not recommended that this mode be used by new software. New mode should use the PC Card Socket Status and Control registers Base Address space to address the registers directly. This register is cleared and disabled by PCIRST#. It must not respond to the PCI cycles unless specifically loaded with a non-zero address after PCIRST# is deasserted. When this register is enabled memory mapped accesses to the Socket and Control registers, via PC Card Socket Status and Control registers Base Address register, are disabled. This makes useage of this mode and the memory mapped mode mutually exclusive This register's bits adhere to the definitions set out in the PCI Local Bus Specification. Note: The implementation of this optional register does not remove the requirement to support direct memory mapped access to the 16 bit IF Control and Status registers via the PC Card Socket Status and Control registers Base Address at 10h. |

Zoomed Video Read-Out Configuration Register (Offset :80h)

This register bits are shared by Socket A and Socket B.

During power-on reset or hardware reset, bit 2 is loaded with value of pin M_Y2, bit 1 is loaded with value of pin M-Y1 and bit 0 is loaded with value of pin M-Y0. Bit 3 is loaded with value of pin B_VPP_VCC. These values can be preset using pull-down and pull-up resisters.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|----------------------|---|
| 0 | SKTA ZV Support | If this bit is set "1" which means that the system supports the socket A as Zoomed Video port input source. If bit set "0", the socket A does not support the Zoomed video function. |
| 1 | SKTB ZV Support | If this bit is set "1" which means that the socket B supports Zoomed Video function If bit set "0", the socket A does not support the Zoomed video function. |
| 2 | 3rd MPEGport Support | If this bit is set "1", system supports 3rd input ZV source port |
| 3 | ZV port 3.3V Enable | 0 : ZV port is 5V TTL interface. 1 : ZV port is 3.3V TTL interface |
| 4 | HWMZV_E | Hardware Enable pin for Smart AV port. "0" (default) Smart ZV disabled "1" Smart ZV enabled |
| 5 | HWMZV_EDGE | Polarity of Hardware Enable pin "0" (default) HW_3ZV is active low "1" HW_3ZV is active high |
| 31-6 | Reserved | When read those bits will be zero |

GPIO INPUT Data Register (Offset :84h) (Read Only)

Those bits contain the data present at the pin when the port is configured as an input port.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|----------|------------------------------|
| 22-0 | DI | GPIO[22:0] Data input Values |
| 23-31 | Reserved | Return zero on read. |

GPIO Output Data Register (Offset :88h)

The bit contains the data on the pin when port is configured as output port

| BIT POSITION | NAME | DESCRIPTION |
|--------------|----------|------------------------------|
| 22-0 | DO | GPIO[22:0] Data Output Value |
| 31-23 | Reserved | Return zero on read. |

GPIO Port Output Control Register (Offset :8Ch)

Those bits are used to configure GPIO as input mode or output mode

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------------|---|
| 22-0 | Port Output Control | "0" = Configure the pin as input mode "1" = Configure the pin as output mode |
| 31-23 | Reserved | Return zero on read. |

Mux Control Register (Offset :90h)

| BIT | NAME | DESCRIPTION |
|--------------------|---|---|
| POSITION 3-0 | RING_OUT_MUX | These bits determine the RI OUT function from one of 11 pin location. |
| 7-4 | SKTB_ACTV_MUX | "0000"- Reserved (Default : Disabled) "0011" - IRQ3 (pin#234) "0100" - IRQ4 (pin#236) "0101" - IRQ5 (pin#237) "0110" - A_Vcc3# (pin#119) "0111" - IRQ7 (pin#238) "1000" - Reserved "1001" - IRQ9 (pin#239) "1010" - IRQ10 (pin#240) "1011" - IRQ10 (pin#240) "1011" - IRQ11 (pin#242) "1100" - IRQ12 (pin#244) "1100" - IRQ12 (pin#248) "1110" - IRQ14 (pin#248) "1111" - IRQ15 (pin#246) These bits determine the B_SOCKET_ACTIVITY function from one of the pin location. |
| | | To enable the output, bit 9 has to be set to "1". "0000" - Reserved (Default: disabled) "001" - A_VPP_Vcc# (pin#120) "0010" - B_VPP_Vcc# (pin#117) "0011" - IRQ3 (pin#234) "0100" - IRQ4 (pin#236) "0101" - IRQ5 (pin#237) "0110" - A_Vcc3# (pin#119) "0111" - IRQ7 (pin#238) "1000" - Reserved "1001" - IRQ9 (pin#239) "1010" - IRQ9 (pin#240) "1011" - IRQ10 (pin#240) "1011" - IRQ11 (pin#242) "1100" - IRQ12 (pin#244) "1101" - IRQ14 (pin#248) "1111" - IRQ14 (pin#248) "1111" - IRQ15 (pin#246) (to enable the output, bit 9 has to be set to 1). |
| 8 | SKTA_ACTV_Enable | "0" = Disable socket A activity LED Output (default) "1" Enable Socket A activity LED Output |
| 9 | SKTB_ACTV_Enable | "0" = Disable Socket B activity LED Output (default) "1" Enable Socket B activity LED Output |
| 12-10 | Serial IRQ (PCI/Way) Hardware interrupt routing table | When Serial IRQ is enabled and PCI interrupts are routed to use serial IRQ outputs, the PCI interrupts can be routed to serial IRQ INTA, INTB, INTB or INTD. These bits determine the routing method: "000" - Socket A interrupt will use Serial IRQ INTA; Socket B interrupt will use Serial IRQ INTB. (Default) "001" - Socket A interrupt will use Serial IRQ INTB; Socket B interrupt will use Serial IRQ INTC. "010" - Socket A interrupt will use Serial IRQ INTC; Socket B interrupt will use Serial IRQ INTD. "011" - Socket A interrupt will use Serial IRQ INTD, "100" - Socket A and Socket B will both use Serial IRQ INTA. "101" - Socket A and Socket B will both use Serial IRQ INTE. "111" - Socket A and Socket B will both use Serial IRQ INTD. |
| 13 | Global_Activity | "0" = Disable Global_Activity (cycle base output) "1" = Enable Global_Activity output to A_Vcc3# (pin#119) |
| <u>15-14</u> 16 | Reserved Include_PCI_IRQ | "0" = (default) PCI interrupts are routed to PCI_INTA# (pin# 248) and PCI_INTB# (pin#249) "1" PCI Interrupts are routed to serial IRQ output. Bit 12 to 10 determine the routing method. |
| 17 | Reserved | |
| 19-18 | SKTA_Turbo (From RevB or later version support) | "00" – PCMCIA command active width 165ns (Default) "01" – PCMCIA command active width 80ns "10" PCMCIA command active width 40ns "11" - Reserved |
| 21-20 | SKTB_Turbo (From RevB or later version support) | "00" – PCMCIA command active width 165ns (Default) "01" – PCMCIA command active width 80ns "10" PCMCIA command active width 40ns "11"- Reserved |

| 23-22 | Reserved | |
|-------|----------|--|
| 27-24 | PME_MUX | These bits determine the PME# function from one of the pin location. |
| | | "0000" - Reserved (Default: disabled) |
| | | "0001" - A_VPP_Vcc# (pin#120) |
| | | "0010" - B_VPP_Vcc# (pin#117) |
| | | "0011" - IRQ3 (pin#234) |
| | | "0100" - IRQ4 (pin#236) |
| | | "0101" - IRQ5 (pin#237) |
| | | "0110" - A_Vcc3# (pin#119) |
| | | "0111" - IRQ7 (pin#238) |
| | | "1000" - Reserved |
| | | "1001" - IRQ9 (pin#239) |
| | | "1010" - IRQ10 (pin#240) "1011" - IRQ11 (pin#242) |
| | | "1011" - IRQ11 (pin#242) "1100" - IRQ12 (pin#244) |
| | | "1100 - Reserved |
| | | "1110" - IRQ14 (pin#248) |
| | | "1111" - IRQ15 (pin#246) |
| 28 | Reserved | |
| 29 | Reserved | "0" = Reserved |
| | | "1" = Reserved |
| 31-30 | Reserved | |

Reserved Register (Offset :94h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------------|---|
| 31-0 | Internal reserved | Reserved bits for internal testing mode |

Power Mangement Register (Offset :A0h)

| BIT POSITION | DEFAULT | READ/WRITE | DESCRIPTION | | |
|-----------------|---------|------------|---|--|--|
| 31-27 | 01110b | Read Only | PME_Support - This five bit field indicates the power states in which the function may assert PME#. A value of 0b for any bit indicates that the function is not capable of asserting the PME# signal while in that power state. bit(27) XXXX0b - PME# cannot be asserted from D0 bit(28) XXX1Xb - PME# can be asserted from D1 bit(29) XX1XXb - PME# can be asserted from D2 bit(30) X1XXXb - PME# can be asserted from D3hot bit(31) 0XXXXb - PME# cannot be asserted from D3cold | | |
| 26 | 1b | Read Only | D2_Support - If this bit is a "1", this function supports the D2 Power Management State. | | |
| 25 | 1b | Read Only | D1_Support - If this bit is a "1", this function supports the D1 Power Management State. | | |
| 24 | 0b | Read Only | Dyn_Data_Support - Dynamic Data is not support. | | |
| 23-22 | 00b | Read Only | Reserved | | |
| 21 | 0b | Read Only | No Device Specific Initialization is required. | | |
| 20 | 0b | Read Only | Auxiliary Power Source - Function does not support. | | |
| 19 | 0b | Read Only | PME Clock - No PCI clock is required for this function to generate PME#. | | |
| 18-16 | 001b | Read Only | Version - A value of 001b indicates that this function complies with the Revision 1.0 of the PCI Power Management interface Specification. | | |
| 15-8 | 00h | Read Only | Next Item Pointer - No additional items in the Capabilities List. | | |
| 7-0 | 01h | Read Only | ID - This field, when "01h" identifies the linked list item as being the PCI Power Management Registers. | | |

| BIT POSITION | DEFAULT VALUE | READ/WRITE | DESCRIPTION Data - This register is used to report the state dependent data requested by the Data_Select field. The value of this register is scaledby the value reported by the Data_Scale field. | | | | |
|-----------------|------------------|----------------|--|--|------------------------------|---------------------|--|
| 31-24 | 00h | Read Only | | | | | |
| | | | Value in Data_Select | Data Reported | Data_Scale Interpretation | Units/ Accuracy | |
| | | | 0 | D0 Power consumed | | | |
| | | | 1 | D1 Power consumed | | | |
| | | | 2 | D2 Power consumed | 0= Unknown | | |
| | | | 3 | D3 Power consumed | 1= 0.1x | Watts | |
| | | | 4 | D0 Power dissipated | 2= 0.01x | | |
| | | | 5 | D1 Power dissipated | 3= 0.001x | | |
| | | | 6 | D2 Power dissipated | | | |
| | | | 7 | D3 Power dissipated | | | |
| | | | 8 | Common logic power consumption (Multi-function PCI devices, Function 0 only) | | | |
| | | | 9-15 | Reserved (function 0 of a multi- function device) | 0= Unknown 1-3 = TBD | TBD | |
| | | | 8-15 | Reserved (single function PCI devices and other functions (greater than function 0) within a multi-function device) | 0= Unknown 1-3 = TBD | TBD | |
| 23-6 | 00h | Read Only | Bridge Support Extensions: Not support | | | | |
| 15 | 0b | Read/ Wr-Clear | | | | | |
| | | | | this bit will clear it and cause the fun ng a "0" has no effect. | ction to stop asserting | g a PME# (if | |
| | | | This bit defaults to "0" if the function does not support PME# generation from D3cold. If the function supports PME# from D3cold then this bit is sticky and must be explicitly cleared by the operating system each time the operating system is initially loaded. | | | | |
| | | | | | | | |
| 14-13 | 00b | Read Only | Data_Scale - This two bit read-only field indicates the scaling factor to be used when interpreting the value of the Data register. The value & meaning of this field will vary depending on which data value has been selected by the Data_Select field. | | | | |
| 12-9 | 0000b | Read/Write | Data_Select - This four bit field is used to select which data is to be reported through the Data register and Data_Scale field. | | | | |
| 8 | 0b | Read/Write | PME_En - "1" e | enables the function to assert PME#. | When "0" PME# ass | ertion is disabled. | |
| 7-5 | 000b | Read Only | Reserved | | | | |
| 4 | 0b | Read/Write | Ddata_PME_Er | n - Dynamic Data PME Enable is not | support. | | |
| 3:2 | 00b | Read Only | Reserved | | | | |
| 1:0 | 00b | Read/Write | function and to given below. | his two bit field is used both to detern set the function into a new power sta | | | |
| | | | 00b - D0 01b - D1 10b - D2 11b - D3hot | | | | |

Additional Power Management Register (Offset :A4h)

CardBus Socket Status & Control Register

These registers must be mapped into memory space to allow faster access than would be possible if they were in configuration space. All of these registers shall be initialized by PCIRST#.

Status Event Register (Offset: 00h)

The Status Event Register indicates a change in socket status has occurred. CSTCHG# is driven, by the controller, based on the bits in this register. These bits do not indicate what the change is, only that one has occurred. Software must read the Socket Present State Register for current status. All of the bits in this register can be cleared by writing a one to that bit. These bits can be set to a one by software through writing a one to the corresponding bit in the Force Register. All bits in this register are cleared by PCIRST#.

They may be immediately set again, if when coming out of CRST# the bridge finds the status unchanged (i.e. CSTSCHG reasserted or Card Detects still true). Software needs to clear this register before enabling interrupts. If it is not cleared, when interrupts are enabled an interrupt will be generated based on any bit set but not masked.

| BIT POSITION | NAME | DESCRIPTION | |
|-----------------|--------------------|--|--|
| 0 | CSTSCHG/ WAKEUP | Card Status Change and/or Wakeup bit. This bit indicates that the CSTSCHG and/or WAKEUP signal has been asserted. It only indicates the assertion event. It is not a reflection of the CSTSCHG bit from the card. It will be latched by the controller and must be explicitly cleared by the appropriate software. The status change interrupt, driven the controller, must be based on this event bit rather than the Present Value register. When a card is powered this bit indicates a status change and is driven continuously by the card. When a socket is powered down, this bit is a WAKEUP bit. A card might only drive it for 1 ms to limit drain on a battery. To be used in this manner a card must have an external supply or battery. Deassertion of CSTSCHG is controlled by software or reset clearing the signal on the bus. Indicating that change would not be useful. This bit will not be set if an event is detected during the time period when the bridge has started the power up cycle of the socket but has not yet signaled a Power Up Complete interrupt. This prevents spurious signals form a card, during powerup, generating invalid events. This bit will be re-enabled when the Power Complete interrupt is generated. During the power down sequence the card is responsible for preventing glitches. | |
| 1-2 | CCD1 & CCD2 | Card Detects 1 and 2. Indicate a change has occurred in the corresponding Card Detect bit. | |
| 3 | Power Cycle | The bridge has completed powering up the CardBus socket. The Present State register should be read to determine that the voltage requested was actually applied. The bridge will not allow an unsupported voltage to be applied to a CardBus card. | |
| 4-31 | Reserved | | |

Status Mask Register (Offset: 04h)

This register gives software the ability to control what status change interrupts are generated by the bridge. If the Card Detect Changed bit is enabled at the time a card is removed, an interrupt will be generated, then this register is automatically cleared. This is to prevent spurious interrupts while cards are removed. If it is desired to have the bridge generate an interrupt at the time of a new card insertion, software must again set the Card Detect Changed mask bit. This register is cleared by a PCIRST#.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------------------|---|
| 0 | CSTSCHG/ WAKEUP | When set enables an interrupt based on the CSTSCHG signal being asserted by a CardBus card. This bit is meaningless when an 16-bit card is installed. CSTSCHG interrupts generated by 16-bit cards are controlled via registers in that IF's register space. Default = 0 (disabled). |
| 1-2 | Card Detect Changed | When set enables an interrupt when the bridge detects change. Default = 00 (disabled). |
| 3 | Power Cycle Complete | When set the bridge will generate an interrupt 256 cycles after powering up a socket. Default = 0 (disabled). |
| 4-31 | Reserved | |

Present State Register (Offset: 08h)

The Socket Present State Register reflects the present value of the socket's status. Some of the bits in this register are merely reflections of interface signals while others are flags set to indicate a status change.

| BIT NAME POSITION | | DESCRIPTION | | |
|----------------------|--------------------------|---|--|--|
| 0 | CSTSCHG/ WAKEUP | Card Status Change bit. This bit reflects the current status of the CSTSCHG/WAKEUP pin on the CardBus interface. | | |
| 1-2 | CCD1# and CCD2# | Card Detects 1 and 2. Provide for detection of a PC card insertion/removal/presence. Also used by the bridge, in conjunction with CVS1 and CVS2, to determine card type (16-bit vs. CardBus). They are reflections of the CCD1 and CCD2 pins. | | |
| 3 | PowerCycle | When set indicates the interface is powered up. When cleared the socket is powered down. Set to zero by PCIRST#. | | |
| 4 | 16-bit PC Card | When set indicates that the Card Detect state machine determined a PCMCIA card was inserted. This bit is cleared when another card is inserted that isn't 16-bit. This bit is set to zero by a PCIRST#. | | |
| 5 | CBCard | When set indicates that the Card Detect state machine determined a CardBus card was inserted. This bit is cleared when another card is inserted that isn't CardBus. This bit is set to zero by PCIRST#. NOTE: This bit and the 16-bit Card bit do not indicate that a card is installed. They only indicate what kind of card was last installed. The Card Detect bits indicate if a card is currently in the socket. | | |
| 6 | Interrupt | When set to one indicates the inserted card is driving its interrupt pin true. This bit is not a registered bit and its assertion/deassertion must follow the interrupt pin from the card. | | |
| 7 | NotACard | Indicates that an unsupported card is installed in the socket. The bridge will not allow power to be applied to the socket if this bit is set. Set to zero by PCIRST#. | | |
| 8 | DataLost | Indicates that a card was removed while the interface was active. Data may have been lost. Any data in the bridge's data buffers when this occurs is lost. Set to zero by PCIRST#. WHY: To allow software to fail in a graceful manner, if it chooses to, when this happens. | | |
| 9 | BadVccReq | Software attempted to apply an unsupported or incorrect voltage level to a socket. This bit is set to zero by PCIRST#. | | |
| 10 | 5VCard | When set the card installed requires and/or supports 5.0V operation. This bit is set by the state machine used to detect card voltage requirements. This bit is set to zero by PCIRST#. | | |
| 11 | 3V Card | When set the card installed requires and/or supports 3.3V operation. This bit is set by the state machine used to detect card voltage requirements. This bit is set to zero by PCIRST#. | | |
| 12 | XVCard | Unused. Returns 0. | | |
| 13 | YVCard | Unused. Returns 0. | | |
| 14-27 | Reserved | Return zero when read | | |
| 28-31 | Vcc Voltage Available | Indicates the Vcc voltages available for the sockets in this machine | | |

Vcc Voltage Available Table

| Bit #31 | Bit #30 | Bit #29 | Bit #28 |
|---------|---------|---------|---------|
| YV | XV | 3V | 5V |

Force Register (Offset 0Ch)

The Force Register is a phantom register. Its bits are merely control bits. They are not registered and need no clearing. It provides software the ability to force various status and event bits in the bridge. This gives software the ability to test and restore status. Writing a one to a bit in this register sets the corresponding bit in the Socket Event Register and/or the Present State Register.

| BIT POSITION | NAME | DESCRIPTION | | |
|-----------------|------------------------|---|--|--|
| 0 | CSTSCHG | Sets the Card Status Change bit in the Event Register. The Present State Register remains unchange | | |
| 1-2 | Card Detect Changed | Sets the Card Status Change bit in the Event Register. The Present State Register remains unchanged | | |
| 3 | Power Up | Sets the PowerCycle bit in the Event Register. The Present State Register remains unchanged. | | |
| 4 | 16-bit Card | Sets the 16-bit Card bit in the Present State Register. If a card is installed in the socket, writes to this bit are ignored. | | |
| 5 | CBCard | Sets the CBCard bit in the Present State Register. If a card is installed in the socket, writes to this bit are ignored. | | |
| 6 | Reserved | | | |
| 7 | NotACard | Sets the NotACard bit in the Present State Register. If a card is installed in the socket, writes to this bit are ignored. | | |
| 8 | Data Lost | This bit will cause the Data Lost bit to be set in the Present State Register. | | |
| 9 | | BadVccReq - This bit will cause the BadVccReq bit in the Present State Register to be set. | | |
| 10 | 5VCard | This bit will cause the 5VCard bit in the Present State Register to be set. Writes to this bit disables the bridge's ability to power up the socket. To change the voltage of a card, after forcing this bit, the bridge must either receive a PCIRST# or reset the card's supported voltages. The latter can be accomplished by forcing the CV Test bit. This is necessary to prevent software from applying an incorrect voltage to the bridge. | | |
| 11 | 3VCard | This bit will cause the 3VCard bit in the Present State Register to be set. Writes to this bit disables the bridge's ability to power up the socket. To change the voltage of a card, after forcing this bit, the bridge must either receive a PCIRST# or reset the card's supported voltages. The latter can be accomplished by forcing the CV Test bit. This is necessary to prevent software from applying an incorrect voltage to the bridge. | | |
| 13-12 | Reserved | | | |
| 14 | CV Test | Causes the controller to test the VS and CCD lines to determine card type and voltages supported. This test is run automatically when a new card is inserted. | | |
| 31-15 | Reserved | | | |

Control Register(Offset: 10h)

The Socket Control Register provides control of the socket's Vcc and Vpp. All bits in this register should be set to zero by PCIRST# and power removed from the socket.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-------------|---|
| 1-0 | Vpp Control | Used to switch the Vpp power using external Vpp control logic. The bridge has no knowledge of a card's Vpp voltage requirement. Software must determine the needed voltage from the card's CIS. |
| 3 | Unused | Unused - Returns zero when read. |
| 6-4 | VCC Control | Used to control the power to the PC Card via external control logic. The bridge determines the voltages that can be applied by decoding the CD and VS signals per the CardBus specification. Those bits and the voltages available in the system determine the correct Vcc options. The value written to this register must agree with the value needed to apply the correct value of Vcc. The bridge must not allow an incorrect VCC voltage to be applied to a socket. The voltages available are shown in the Status Register. |
| 7 | StopClock | When set causes the bridge to stop the CardBus clock (CCLK) using the CLKRUN# protocol. This allows software control of the CLKRUN# protocol in those systems that do not support CLKRUN# on the host side of the controller. Default is 0. |
| 31-8 | Unused | Returns zero when read. |

| Bit #2 | Bit #1 | Bit #0 | VPP Requested |
|--------|--------|--------|---------------|
| 0 | 0 | 0 | 0V |
| 0 | 0 | 1 | 12.0V |
| 0 | 1 | 0 | 5.0V |
| 0 | 1 | 1 | 3.3V |
| 1 | 0 | 0 | Reserved |
| 1 | 0 | 1 | Reserved |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | Reserved |

| Bit #6 | Bit #5 | Bit #4 | Vcc Requested |
|--------|--------|--------|------------------|
| 0 | 0 | 0 | 0V |
| 0 | 0 | 1 | Reserved |
| 0 | 1 | 0 | 5.0V |
| 0 | 1 | 1 | 3.3V |
| 1 | 0 | 0 | Reserved |
| 1 | 0 | 1 | Reserved |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | Reserved |

Socket Zoomed Video Control Register(Offset: 20h)

The Zoomed Video Control Register provide control of each socket zoomed video mode enable . All bits in this register should be set to zero by PCIRST# . This register bit 0 will directly reflect at bit 3 of Index Register 3A/7A.

| BIT POSITION | NAME | DESCRIPTION | |
|-----------------|-----------------|--|--|
| 0 | Zoomed Video | 0: socket address lines are nomal. 1: socket address lines A[25:4] are High-Impedance IOIS16#, INPACK# and BVD2/SPKR# are ignored by the OZ6860 while in ZV Port mode. | |
| 31-1 | Unused | Unused - Returns zero when read. | |

Socket Interrupt and MHPG DMA Control Register(Offset: 24h)

The Socket Interrupt and MHPG DMA Control Register provide control of each socket status change and CINT# interrupt enable. This register bit [4:0] will directly reflect at bit [4:0] of Index Register 3C/7C.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------------------------------|--|
| 2-0 | MHPG DMA Channel # | Define the DMA channel number from 0h-7h |
| 3 | CINT# Enable | Bit is "0" indicates that when CardBus CINT# active will not generate the Interrupt Bit is "1" indicates that when CardBus CINT# active will generate the Interrupt (Default) |
| 4 | Status Change Interrupt Enable | Bit is "0" indicates that when Socket Status changes will not generate the Interrupt Bit is "1" indicates that when Socket Status changes will generate the Interrupt (Default) |
| 31-5 | Unused | Unused - Returns zero when read. |

O₂MICRO MISC CONTROL Register (Offset: 28h)

This register bit [1:0] will directly reflect at bit [6:5] of Index Register 38/78. This register bit [9:8] will directly reflect at bit [1:0] of Index Register 3B/7B. This register bit [11] will directly reflect at bit [7] of Index Register 3B/7B. This register bit [16] will directly reflect at bit [4] of Index Register 3D/7D. This register bit [23:22] will directly reflect at bit [7:6] of Index Register 3D/7D. This register bit [25:24] will directly reflect at bit [1:0] of Index Register 3E/7E. This register bit [28] will directly reflect at bit [4] of Index Register 3E/7E.

| BIT POSITION | NAME | DESCRIPTION | | |
|-----------------|--------------------------|--|--|--|
| 1-0 | Pwrchip | 00 => Reserved 01 => parallel socket pwr (Default) 10 => TI TPS2202IDF 11 => SMBUS MAX1601 | | |
| 7-2 | Reserved | Return zero when read | | |
| 9-8 | System Interrupt Mode | These bits indicate the type of interrupt mode selected in PCI-Compatible interrupt mode 00 => PC/PCI interrupt mode 01 => Reserved 10 => PCI/Way interrupt mode 11 => PCI interrupt mode(Default) | | |
| 10 | Reserved | | | |
| 11 | ISA Legacy | Bit is "1", indicates PCI+ ISA-legacy interrupt mode (Default) Bit is "0", indicates PCI-compatible interrupt mode | | |
| 15-12 | Unused | Unused - Returns zero when read. | | |
| 16 | PCI_FIFO | Bit is "1", indicates PCI side DWord buffer enabled for PC Card 16 bit Bit is "0", indicates PCI side Dword buffer disabled(Default) for PC Card 16 bit | | |
| 21-17 | Unused | Unused - Returns zero when read. | | |
| 22 | MEM_POST WR | Bit is "0" indicates that Cardbus bridge memory post write function disabled (Default) Bit is "1" indicates that Cardbus bridge memory post write function enabled | | |
| 23 | Buffer Enable | Bit is "0" indicates that CardBus bridge memory FIFO full buffer disabled(Default) Bit is "1" indicates that CardBus bridge memory FIFO full buffer Enabled | | |
| 24 | MHPG DMA MODE | "0" indicates that MHPG DMA Mode Disable (Default) "1" indicates that MHPG DMA MODE Enabled | | |
| 25 | SPKR_OUT Enable | "1" indicates that enable the output for pin SPKR_OUT(Default) "0" indicates that disable the output for pin SPKR_OUT | | |

| 26 | Reserved | |
|-------|----------|--|
| 27 | Reserved | Read back "1" |
| 28 | SKT_ACTV | Bit is "0" indicates LED_OUT/SKT_ACTV pin is Led_Out |
| | | Bit is "1" indicates LED_OUT/SKT_ACTV pin is Socket_Activity |
| 31-29 | Unused | Unused - Returns zero when read. |

OZ6860 Interrupt Mode Table

| ISA Legacy Bit[11] of 28h | System Interrupt Mode Bit[9:8] of 28h | PC CardBus 32bit Card Interrupt Mode | PC R2 16bit Card Interrupt Mode |
|---------------------------------|---|---|------------------------------------|
| 0 | 00 | PCI | PC/PCI |
| 0 | 01 | PCI | Reserved |
| 0 | 10 | PCI | PCI/Way |
| 0 | 11 | PCI | PCI |
| Default 1 | 00 | PCI | ISA |
| 1 | 01 | PCI | ISA |
| 1 | 10 | PCI | ISA |
| 1 | 11 | PCI | ISA |

MPEG Zoomed Video Input Control Register(Offset: 2Ch)

The MHPG Zoomed Video Input Control Register provides control of selecting the path from 3rd zoomed video input source such as docking station or on-board MPEG chip . All bits in this register should be set to zero by PCIRST# . This register bit [0] will directly reflect at bit [3] of Index Register 3D/7D.


| BIT POSITION | NAME | DESCRIPTION |
|--------------|-----------------|--|
| 0 | 3rd Port Zoomed | 0: Zoomed video supported only from socket A or B input sources. |
| | Video | 1: Select the zoomed video input signal from 3rd port, not socket A or B |
| 31-1 | Unused | Unused - Returns zero when read. |

ExCA REGISTERS

The ExCA registers implemented in the OZ6860 are registered compatible with Intel 82365SL-DF PCMCIA Controller. The OZ6860 provides two ways for accessing the ExCA-compatible register.

(1) Via the CardBus Socket/ ExCA Base Address Register - Configuration offset : 10h and mapped directly into memory address space. ExCA registers, offset by 800h

(2) Via the 16-bit PC Card Legacy Mode Base Address Register (Configuration offset : 44h)



PCI Memory Address Space

Index Register Table

All the registers, except index 00h/40h, default value is 00h.

| Socket A Memory Offset | Socket A I/O Offset | Socket B Memory Offset | Socket B I/O Offset | Register Name |
|---------------------------|------------------------|---------------------------|------------------------|---|
| wentory onset | Oliset | Uliset | GENERAL SETUP | REGISTERS |
| 800h | 00h | 800h | 40h | Identification and Revision |
| 801h | 01h | 801h | 41h | Interface Status |
| 802h | 02h | 802h | 42h | Power and RESETDRV Control |
| 804h | 04h | 804h | 44h | Card Status Change |
| 806h | 06h | 806h | 46h | Address Window Enable |
| 816h | 16h | 816h | 56h | Card Detect and General Control Register |
| 81Eh | 1Eh | 81Eh | 5Eh | Global Control Register |
| OTEIT | | BIEN | INTERRUPTS REC | |
| 803h | 03h | 803h | 43h | Interrupt and General Control |
| | | | | |
| 805h | 05h | 805h | 45h | Card Status Change Interrupt Configuration |
| | | | I/O REGISTERS | |
| 807h | 07h | 807h | 47h | I/O Control |
| 808h | 08h | 808h | 48h | I/O Address 0 Start LOW Byte |
| 809h | 09h | 809h | 49h | I/O Address 0 Start HIGH Byte |
| 80Ah | 0Ah | 80Ah | 4Ah | I/O Address 0 Stop LOW Byte |
| 80Bh | 0Bh | 80Bh | 4Bh | I/O Address 0 Stop HIGH Byte |
| 80Ch | 0Ch | 80Ch | 4Ch | I/O Address 1 Start LOW Byte |
| 80Dh | 0Dh | 80Dh | 4Dh | I/O Address 1 Start HIGH Byte |
| 80Eh | 0Eh | 80Eh | 4Eh | I/O Address 1 Stop LOW Byte |
| 80Fh | 0Fh | 80Fh | 4Fh | I/O Address 1 Stop HIGH Byte |
| | | | MEMORY REGIST | ERS |
| 810h | 10h | 810h | 50h | System Memory Address 0 Mapping Start LOW Byte |
| 811h | 11h | 811h | 51h | System Memory Address 0 Mapping Start HIGH Byte |
| 812h | 12h | 812h | 52h | System Memory Address 0 Mapping Stop LOW Byte |
| 813h | 13h | 813h | 53h | System Memory Address 0 Mapping Stop HIGH Byte |
| 814h | 14h | 814h | 54h | Card Memory Offset Address 0 LOW Byte |
| 815h | 15h | 815h | 55h | Card Memory Offset Address 0 HIGH Byte |
| 840h | 17h | 840h | 57h | System Memory Address 0 Mapping Start Upper Byte |
| 818h | 18h | 818h | 58h | System Memory Address 1 Mapping Start LOW Byte |
| 819h | 19h | 819h | 59h | System Memory Address 1 Mapping Start HIGH Byte |
| 81Ah | 1Ah | 81Ah | 5Ah | System Memory Address 1 Mapping Stop LOW Byte |
| 81Bh | 1Bh | 81Bh | 5Bh | System Memory Address 1 Mapping Stop HIGH Byte |
| 81Ch | 1Ch | 81Ch | 5Ch | Card Memory Offset Address 1 LOW Byte |
| 81Dh | 1Dh | 81Dh | 5Dh | Card Memory Offset Address 1 HIGH Byte |
| 841h | 1Fh | 81Fh | 5Fh | System Memory Address 1 Mapping Start Upper Byte |
| 820h | 20h | 820h | 60h | System Memory Address 2 Mapping Start LOW Byte |
| 821h | 21h | 821h | 61h | System Memory Address 2 Mapping Start HIGH Byte |
| 822h | 22h | 822h | 62h | System Memory Address 2 Mapping Start HIGH Byte |
| 823h | 23h | 823h | 63h | System Memory Address 2 Mapping Stop LOW Byte |
| 824h | 24h | 824h | 64h | Card Memory Offset Address 2 LOW Byte |
| 825h | 2411 25h | 825h | 65h | |
| 826h | 26h | 826h | 66h | Card Memory Offset Address 2 HIGH Byte Reserved |
| | 2011 27h | | 67h | |
| 842h | | 842h | - | System Memory Address 2 Mapping Start UPPER Byte |
| 828h | 28h | 828h | 68h | System Memory Address 3 Mapping Start LOW Byte |
| 829h | 29h | 829h | 69h | System Memory Address 3 Mapping Start HIGH Byte |
| 82Ah | 2Ah | 82Ah | 6Ah | System Memory Address 3 Mapping Stop LOW Byte |
| 82Bh | 2Bh | 82Bh | 6Bh | System Memory Address 3 Mapping Stop HIGH Byte |
| 82Ch | 2Ch | 82Ch | 6Ch | Card Memory Offset Address 3 LOW Byte |
| 82Dh | 2Dh | 82Dh | 6Dh | Card Memory Offset Address 3 HIGH Byte |
| 82Eh | 2Eh | 82Eh | 6Eh | Reserved |
| 843h | 2Fh | 843h | 6Fh | System Memory Address 3 Mapping Start UPPER Byte |
| 830h | 30h | 830h | 70h | System Memory Address 4 Mapping Start LOW Byte |
| 831h | 31h | 831h | 71h | System Memory Address 4 Mapping Start HIGH Byte |
| 832h | 32h | 832h | 72h | System Memory Address 4 Mapping Stop LOW Byte |
| 833h | 33h | 833h | 73h | System Memory Address 4 Mapping Stop HIGH Byte |
| 834h | 34h | 834h | 74h | Card Memory Offset Address 4 LOW Byte |
| 835h | 35h | 835h | 75h | Card Memory Offset Address 4 HIGH Byte |
| 836h | 36h | 836h | 76h | Reserved |
| 844h | 37h | 844h | 77h | System Memory Address 4 Mapping Start UPPER Byte |
| 838h | 38h | 838h | 78h | O ₂ Micro Mode Control A |
| 839h | 39h | 839h | 79h | O ₂ Micro Mode Control B |
| 83Ah | 3Ah | 83Ah | 7Ah | O ₂ Micro Mode Control C |
| 83Bh | 3Bh | 83Bh | 7Bh | O ₂ Micro Mode Control D |
| 83Ch | 3Ch | 83Ch | 7Ch | MHPG DMA Register |
| | | | | |
| | 3Dh | 83Dh | 7Dh | FIFO Enable Register |
| 83Dh 83Eh | 3Dh 3Eh | 83Dh 83Eh | 7Dh 7Eh | FIFO Enable Register O ₂ Micro Mode Control E |

General Setup Registers

IDENTIFICATION AND REVISION REGISTER (READ ONLY)

Socket A: Index Value (Base + 00h) Socket B: Index Value (Base + 40h)

The Identification and Revision register is used by the system software to determine the type of PC Cards supported, and to identify what version of the OZ6860 is present. System software reads the identification and revision Register and then compares the result value against existing revision numbers (83h for Intel365SL Step B; 84h for Intel365SL Step C; and 87h for OZ6860; this register default can be programmed by O_2 Micro Control B Register)

| BIT POSITION | NAME | DESCRIPTION | | |
|-----------------|----------------------------------|---|--|--|
| 7-6 | OZ6860 Interface ID bit [1:0] | These bits indicate the type of PC Cards supported by the OZ6860 at the particular socket. ID[1] ID[0] Interface 0 0 I/O Only 0 1 Memory Only 1 0 Memory & I/O 1 1 Reserved | | |
| | | NOTE: These bits will read back as 10 | | |
| 5-4 | Reserved | These bits will be read back as "0"s | | |
| 3-0 | OZ6860 Revision bit [3:0] | These four bits indicate the current revision level of the OZ6860. The revision code will be 0010. | | |

INTERFACE STATUS REGISTER (READ ONLY)

Socket A: Index Value (Base + 01h) Socket B: Index Value (Base + 41h)

The Interface Status Register provides the current status of the PC Card socket interface signals.

| BIT POSITION | NAME | | DE | CRIPTION | | | |
|-----------------|-------------------------|---|---|--|--|--|--|
| 7 | Reserved | Read as "0". | | | | | |
| 6 | PC Card Power Active | (Vcc, Vpp1, and | Indicates the current power status of the socket. If bit is set to "0", power to the socket is turned off (Vcc, Vpp1, and Vpp2 will not be actively driven by the proper voltage supply). If bit is set to "1", power is provided to the socket (Vcc = 5V and Vpp1 and Vpp2 are set according to bits 3-0 in the power control register.) | | | | |
| 5 | Ready/Busy# | accept a new d | ata transfer. If | f the PC Memory Card. If bit is set to "1", the it is "0", the PC Card is busy processing a pro Card, this bit is default to HIGH. | | | |
| 4 | Memory write protect | Bit value is the logic level of the WP signal on the memory PC Card interface. This bit is set to "0" when WP = "0". However, memory write access to the slot will not be blocked unless the write protect bit in the associated Card Memory Offset Address Register HIGH byte register is set to "1". | | | | | |
| 3-2 | Card Detect 2 and 1 | Together they indicate whether card is present at the socket and fully seated. Bits are set to ones if the CD1# , CD2# signal on the PC Card interface are active. Bits are set to "0" if the CD1# , CD2# signals on the PC Card interface is inactive. | | | | | |
| 1-0 | Battery Voltage | BVD1 | BVD2 | STATUS | | | |
| | Detect 2 and 1 | 0 | 0 | Battery Dead | | | |
| | | 0 | 1 | Battery Dead | | | |
| | | 1 | 0 | Warning | | | |
| | | 1 | 1 | Battery Good | | | |
| | | Card . For I/O F | C Cards bit 0 | tes the current status of the (BVD1/STSCHG ndicates the current state SPKR# signal from ster (03h, 43h) bit 7 for more details. | | | |

POWER AND RESETDRV CONTROL REGISTER (READ/WRITE)

Socket A: Index Value (Base + 02h) Socket B: Index Value (Base + 42h)

This register controls the PC card power and resetting of OZ6860 registers.

| BIT POSITION | NAME | DESCRIPTION | | | | | |
|-----------------|---------------------------|--|--|--|--|--|--|
| 7 | Output Enable | If this bit is set to "0", the PC card outputs listed below are tri-stated. A[25:0], CE2#. CE1#, IORD#, IOWR#, OE#, REG#, RESET, WE# | | | | | |
| 6 | Reserved | | | | | | |
| 5 | Auto Pwr Switch Enable | If bit is set to "0", automatic socket power switching based on card detects is disabled. If bit is set to "1", automatic socket power switching based on card detects is enabled. Automatic socket power switching function controls the VCC_3#, VCC_5#, VPP_VCC and VPP_PGM output pins. | | | | | |
| 4 | PC card Power Enable | If bit is set to "0", all power to the PC card is disabled. When bit is set to "1", power will be supplied to the sockets through VCC_3# and VCC_5# pin depending on the type of voltage the card needs. | | | | | |
| 3 | Vcc3.3V | This bit determines which output pin is to be used to enable Vcc power to the socket when card power is to be applied; it is used in conjunction with bit 5-4 the Power Control register. 0 - Vcc_5 activated when card power is to be applied. 1 - Vcc_3 activated when card power is to be applied. | | | | | |
| 2 | Reserved | This bit will be read back as"0"s. | | | | | |
| 1-0 | Vpp Control Bits | These bits control the VPP_VCC and VPP_PGM output pins of the OZ6860. [1] [0] VPP_PGM VPP_VCC PCMCIA Intended Socket Function 0 0 Inactive LOW Inactive LOW Zero volts to socket Vpp1 pin 0 1 Inactive LOW Active HIGH Selected card Vcc to socket Vpp1 pin 1 0 Active HIGH Inactive LOW H12V to socket Vpp1 pin 1 1 Inactive LOW Inactive LOW Zero volts to socket Vpp1 pin | | | | | |

The table below describes the slot power control function.

| PWRGOOD Level | Power (Regi | | CD1# and CD2# Active LOW | Interface Status Register | VCC_3# and VCC_5# Levels | VPP1_PGM and VPP1_VCC Levels |
|------------------|-------------------------|--------------------------|-----------------------------------|---------------------------------|--|--|
| | Bit 4 (VCC Power) | Bit 5 (Auto Power) | | Bit 6 (Card Power On) | | |
| LOW | Х | Х | Х | 0 | Inactive HIGH | Inactive HIGH |
| HIGH | 0 | Х | Х | 0 | Inactive HIGH | Inactive HIGH |
| HIGH | 1 | 0 | Х | 1 | Activated with supply voltage depend on VS# input pin. | Activated with supply VPP voltage depend on Power Control register bits "1" and "0". |
| HIGH | 1 | 1 | No | 0 | Inactive HIGH | Inactive HIGH |
| HIGH | 1 | 1 | Yes | 1 | Activated with supply voltage depend on VS# input pin. | Activated with supply VPP voltage depend on Power Control register bits "1" and "0" |

CARD STATUS CHANGE REGISTER (READ/WRITE)

Socket A: Index Value (Base + 04h) Socket B: Index Value (Base + 44h)

This register contains the status of the sources for the card status change interrupts. These sources can be enabled to generate a card status change interrupt by setting the corresponding bit in the Card Status Change Interrupt Configuration Register. The bits in this register will be read back as "0", when the Card Status Enable bits are set to "0" in the Card Status Change Interrupt Configuration Register for the various sources of the card status change interrupts.

If the Explicit write Back Card Status Change Acknowledge bit is set in the Global Control Register, the acknowledgment of sources for the card status change interrupt will be done by writing back "1" to the appropriate bit in the Card Status Change register that was read as a "1". Once acknowledged, that particular bit in the Card Status Change register will be read back as "0". The interrupt signal caused by card status change, if enabled on a system IRQ line, will be active until all of the bits in this register are"0".

If the Explicit write Back Card Status Change Acknowledge bit is not set, the card status change interrupt when enabled on a system IRQ line, will remain active until the Card Status Change register is read. The read operation to the Card Status Change Register will reset all the bits in that register.

In the case that there are two or more card status change interrupts pending, and a card status change interrupt condition occurs while serving one source of card status change, the OZ6860 will not generate a second interrupt pulse.

Therefore, in explicit write back acknowledge mode, the Host System interrupt service routine needs to acknowledge each Card Status Change Interrupt source by writing "1"s to the respective bits in the Card Status Change Register. While in the standard acknowledge mode, the SW interrupt service routine must first read the Card Status Change register to store all the card status change sources and service them in terms.

In both modes, the Interrupt Service Routine needs the Card Status Change register to make sure that all interrupt requests are serviced before emitting the service routines.

| NOTE: Bit descriptions in r | parenthesis indicate valid signals after the interface | is configured for I/O type PC cards. |
|------------------------------------|--|--------------------------------------|
| | | |

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|----------------------------------|---|
| 7-5 | Reserved | These reserved bits always read "0". |
| 4 | Reserved | Read as "0". |
| 3 | Card detect Change | Bit is set to "1" when a change has been detected on either the CD1# or CD2# signals. |
| 2 | Ready Change | Bit is set to "1" when a LOW to HIGH transition has been detected on the READY/BUSY# signal indicating that the memory PC Card is ready to accept a new data transfer. Bit reads "0" for I/O Cards |
| 1 | Battery Warning | Bit is set to "1"when a battery warning condition has been detected. Bit reads "0" for I/O PC Cards. |
| 0 | Battery Dead(VD1/ST SCHG#) | For memory PC Cards, bit is set to "1" when a battery dead condition has been detected. For I/O PC Cards, bit is set to "1" if ring indicate enable bit in the Interrupt and General Control register is set to "0" and the (VD1/STSCHG#) signal from the I/O PC Card has been pulled LOW. The system software then has to read the status change register in the PC Card to determine the cause of the status change signal (STSCHG#). This bit reads "0" for I/O PC Cards if the ring indicate enable bit in the Interrupt and General Control register is set to "1". |

ADDRESS WINDOW ENABLE REGISTER (READ/WRITE)

Socket A: Index Value (Base + 06h) Socket B: Index Value (Base + 46h)

This register controls the enabling of the memory and I/O mapping windows to the PC Card memory or I/O space.

For CS# controlled power-down mode to function properly, all the memory I/O window enable bits in this register need to be set to "0" before the OZ6860 enters the power-down mode.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------------------|---|
| 7 | I/O Window 1 Enable | If bit is set to "0", an I/O access within the I/O address 1 window will inhibit the card enable signals to the PC Card. If bit is set to "1", an I/O access within the I/O address 1 window will generate the card enables to the PC Card. I/O accesses pass addresses from the system bus directly through to the PC Card. <i>The start and stop register pairs must all be set to the desired window values before setting bit to "1".</i> |
| 6 | I/O Window 0 Enable | If bit is set to "0", an I/O access within the I/O address 0 window will inhibit the card enable signals to the PC Card. If bit is set to "1", an I/O access within the I/O address 0 window will generate the card enables to the PC Card. I/O accesses pass addresses from the system bus directly through to the PC Card. <i>The start and stop register pairs must all be set to the desired window values before setting bit to "1"</i> . |
| 5 | MEMCS16 # Decode A23-A12 | If this bit is set to "0", MEMCS16# is generated from a decode of the system (ISA) address lines A23-A17 only. This means that at a minimum, a 128K block of system (ISA) memory address space is set aside as 16-bit memory only. If this bit is set to a"1", MEMCS16# is generated from decode of the system (ISA address lines A23-A12). |
| 4 | Memory Window 4 Enable | If bit is set to "0", a memory access within the memory address 4 window will inhibit the card enable signals to the PC Card. If bit is set to "1", a memory access within the system memory address 4 window will generate the card enables to the PC Card. <i>The start, stop, and offset registers pairs must all be set to the desired window values before setting bit to</i> "1". When bits is set to "1" and the system address is within the window, the computed address will be generated to the PC Card. |

| 3 | Memory Window 3 Enable | If bit is set to "0", a memory an I/O access within the memory address 3 window will inhibit the card enable signals to the PC Card. If bit is set to "1", a memory access within the system memory address 3 window will generate the card enables to the PC Card. <i>The start, stop, and offset registers pairs must all be set to the desired window values before setting bit to</i> "1". When bits is set to "1" and the system address is within the window, the computed address will be generated to the PC Card. |
|---|------------------------------|--|
| 2 | Memory Window 2 Enable | If bit is set to "0", a memory access within the memory address 2 window will inhibit the card enable signals to the PC Card. If bit is set to "1", a memory access within the system memory address 2 window will generate the card enables to the PC Card. <i>The start, stop, and offset registers pairs must all be set to the desired window values before setting bit to</i> "1". When bits is set to "1" and the system address is within the window, the computed address will be generated to the PC Card. |
| 1 | Memory Window 1 Enable | If bit is set to "0", a memory access within the memory address 1 window will inhibit the card enable signals to the PC Card. If bit is set to "1", a memory access within the system memory address 1 window will generate the card enables to the PC Card. <i>The start, stop, and offset registers pairs must all be set to the desired window values before setting bit to</i> "1". When bits is set to "1" and the system address is within the window, the computed address will be generated to the PC Card. |
| 0 | Memory Window 0 Enable | If bit is set to "0", a memory access within the memory address 0 window will inhibit the card enable signals to the PC Card. If bit is set to"1", a memory access within the system memory address 1 window will generate the card enables to the PC Card. <i>The start, stop, and offset registers pairs must all be set to the desired window values before setting bit to</i> "1". When bits is set to "1" and the system address is within the window, the computed address will be generated to the PC Card. |

GLOBAL CONTROL REGISTER (READ/WRITE)

Socket A: Index Value (Base + 1Eh) Socket B: Index Value (Base + 5Eh)

This register is not duplicated per slot. Thus, this register can be accessed from either the slot A or slot B index.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---|---|
| 7-4 | Reserved | These bits are reserved. |
| 3 | IRQ14 Pulse Mode Enable | Setting this bit to a "1" and bit 1 (level mode interrupt enable bit) to "0" will enable the OZ6860 to use IRQ14 to support PC card with pulse mode interrupt on IREQ# while other IRQ's are still supporting edge-trigger interrupts (from either card status change interrupts, or PC card IREQ#). If bit 1 is set to "1", then this bit has no effect. |
| 2 | Explicit Write Back Card Status Change Acknowledge | Setting this bit to a "1", will require an explicit write of a "1" to the Card status change Register bit which indicates an interrupting condition. When this bit is set to "0" (default state), the card status change interrupt is acknowledged by reading the Card Status Change Register, and the register bits are cleared upon a read. |
| 1 | Level Mode Interrupt Enable | If this bit is set to "1", then all the IRQ outputs are configured to be active LOW level mode interrupts. In this mode, an IRQ will remain tri-stated until there is either a card status change interrupt or an I/O card interrupt steered to that particular IRQ and active, at which time the IRQ output will go LOW. For the interrupt caused by the IREQ# active (LOW) from a PC Card, IRQ will remain LOW until IREQ# become inactive, then IRQX will be deasserted. For the interrupt caused by the card status change, it will remain LOW until interrupt is acknowledged (serviced). Once serviced the IRQ output will go from LOW to tri-state. |
| | | If this bit is set to its default state of "0", the IRQ outputs will be configured to be LOW to HIGH edge triggered interrupts. In this mode, the IRQs will remain tri-stated until the particular IRQ is enabled, at which time the IRQ output will go LOW. The output will stay LOW until there is a card status change interrupt or I/O card interrupt which will cause the IRQ output to HIGH. For the interrupt caused by the IREQ# active (LOW) from a PC Card, IRQx will remain HIGH until IREQ# becomes inactive, then IRQ will be LOW again. For the interrupt caused by the card status change, it will remain HIGH until interrupt is acknowledged (serviced), then goes LOW. In either case, IRQs will then remain LOW until they are disabled (through interrupt and general control register). When disabled, IRQ will become tri-stated. |
| 0 | Power Down | When it is set to "1", and all I/O memory windows are disabled, and CS# signal is driven to inactive HIGH, the OZ6860 enters the CS# controlled power-down. During CS# controlled power-down, all OZ6860's internal registers are inaccessible, outputs are disabled, and the OZ6860 is at minimum power consumption level. IRQ's and RI_OUT# will still be active to monitor the card detect, and RI# status for resume indication. |

CARD DETECT AND GENERAL CONTROL REGISTER (READ/WRITE)

Socket A: Index Value (Base + 16h)

Socket B: Index Value (Base + 56h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------------------|--|
| 7-6 | Reserved | These bits are reserved. |
| 5 | Software card detect Interrupt | If the Card Detect enable bit is set to "1" in the Card Status Change Interrupt Configuration Register, then writing a "1" to this bit will cause a card detect card status change interrupt for the associated slot. The functionality and acknowledgment of this software interrupt will work the same way as the hardware generated interrupt. |
| | | NOTE: The functionality of the hardware card detect card status change interrupt will not be affected. The previous state of the CD1# and CD2# inputs will be latched, such that while a S/W card detect card change interrupt occurs and is serviced, and a change from the previous state occurs on the CD1# and CD2# inputs, a H/W card detect card status change interrupt will be generated. |
| | | If the Card Detect Enable bit is set to "0" in the Card Status Change Interrupt Configuration Register, then writing a "1" to the S/W Card Detect Interrupt bit has no effect. |
| | | The S/W Card Detect Interrupt bit will always read back as a "0". |
| 4 | Card Detect Resume Enable | The default state of this bit is "0". If this bit is set to "1", then once a card detect change has been detected on the CD1# and CD2# inputs, the RI_OUT# output will go from HIGH to LOW and the Card Detect Change bit in the Card Status Change Register will be set to "1". The RI_OUT# output will remain LOW until either a read or a write of "1" to the Card Detect Change bit in the Card Status Change register , (acknowledge cycle) which will cause the Card Detect Change bit to be cleared and the RI_OUT# output to go from LOW to HIGH. The Card Detect Enable bit must be set in the Card Status Change Interrupt Configuration Register in order to generate the RI_OUT#. |
| | | If the card status change is routed to the IRQ signals, the setting of Card Detect Resume Enable bit to "1" will prevent IRQ signal from going active as a result of card status change. Once the resume software has detected a card detect change interrupt from RI_OUT#(by reading the Card status Change register), the software should initiate a software card detect change so the card detect change condition will generate active interrupt on the IRQ signals (depending on the active configuration). |
| | | If this bit is set to "0", then the card detect resume functionality is disabled. This means that the RI_OUT# output will not go LOW due to a card detect change. |
| | | The RI_OUT# output will be the logical AND of all the active LOW sources for ring indicate output including the RI# inputs from slot A and slot B and the card detect changes on CD1#, CD2# from both slots. |
| 3 | Reserved | Read as "0". |
| 2 | Reserved | Read as "0". |
| 0 | 16-Bit Memory Delay Inhibit | The default state of this bit is "0". This is not programmable on a per window basis. If it is set to "0" and a system memory window is set up to be 16-bit by setting the Data Size bit in the System Memory Address Mapping Start HIGH Byte Register to "1", the falling edge of the control strobes WE# and OE# for the corresponding slot will be delayed synchronously by SYSCLK. The falling edge of the control strobes will be generated from the first falling edge of SYSCLK after the falling edge of MEMW# or MEMR# gated by a valid system memory window decode. The rising edge of the control strobes will be generated from the rising edge of MEMW# or MEMR#. |
| | | If the 16-bit Memory Delay Inhibit is set to "1" and system memory window is set up to be 16-bit, the control strobes WE# and OE# for the corresponding slot will not be synchronously delayed by SYSCLK. |

Index

| (Base + Slot A/S | Slot B) |
|--------------------------------------|---|
| Base + $03h/43h$ | Interrupt and General Control |
| Base + $06h/46h$ | Address Window Enable (Except 'MEMCS16# Decode A23-A12 ' bit) |
| Base + $07h/47h$ | I/O Control |
| Base + $08h/48h$ | I/O Address 1 Start LOW Byte |
| Base + $09h/49h$ | I/O Address 1 Start HIGH Byte |
| | |
| Base + 0Ah/4Ah | I/O Address 1 Stop LOW Byte |
| Base + 0Bh/4Bh | I/O Address 1 Stop HIGH Byte |
| Base + 0Ch/4Ch | I/O Address 2 Start LOW Byte |
| Base + 0Dh/4Dh | I/O Address 2 Start HIGH Byte |
| Base + 0Eh/4Eh | I/O Address 2 Stop LOW Byte |
| Base + 0Fh/4Fh | I/O Address 2 Stop HIGH Byte |
| | |
| Base + 10h/50h | System Memory Address 0 Mapping Start LOW Byte |
| Base + 11h/51h | System Memory Address 0 Mapping Start HIGH Byte |
| Base + $12h/52h$ | System Memory Address 0 Mapping Stop LOW Byte |
| Base + 13h/53h | System Memory Address 0 Mapping Stop HIGH Byte |
| Base + 14h/54h | Card Memory Offset Address 0 LOW Byte |
| Base + 15h/55h | Card Memory Offset Address 0 HIGH Byte |
| Base + $17h/57h$ | System Memory Address 0 Mapping Start Upper Byte |
| D 101/701 | |
| Base + $18h/58h$ | System Memory Address 1 Mapping Start LOW Byte |
| Base + $19h/59h$ | System Memory Address 1 Mapping Start HIGH Byte |
| Base + $1Ah/5Ah$ | System Memory Address 1 Mapping Stop LOW Byte |
| Base + 1Bh/5Bh | System Memory Address 1 Mapping Stop HIGH Byte |
| Base + $1Ch/5Ch$ | Card Memory Offset Address 1 LOW Byte |
| Base + $1Dh/5Dh$ | Card Memory Offset Address 1 HIGH Byte |
| Base + 1Fh/5fh | System Memory Address 1 Mapping Start Upper Byte |
| Base + 20h/60h | System Memory Address 2 Mapping Start LOW Byte |
| Base $+ 21h/61h$ | System Memory Address 2 Mapping Start HIGH Byte |
| Base + $22h/62h$ | System Memory Address 2 Mapping Stop LOW Byte |
| Base + 23h/63h | System Memory Address 2 Mapping Stop HIGH Byte |
| Base + 24h/64h | Card Memory Offset Address 2 LOW Byte |
| Base + 25h/65h | Card Memory Offset Address 2 HIGH Byte |
| Base + 27h/67h | System Memory Address 2 Mapping Start Upper Byte |
| | |
| _ | |
| Base + 28h/68h | System Memory Address 3 Mapping Start LOW Byte |
| Base + $29h/69h$ | System Memory Address 3 Mapping Start HIGH Byte |
| Base + $2Ah/6Ah$ | System Memory Address 3 Mapping Stop LOW Byte |
| Base + 2Bh/6Bh | System Memory Address 3 Mapping Stop HIGH Byte |
| Base + 2Ch/6Ch | Card Memory Offset Address 3 LOW Byte |
| Base + $2Dh/6Dh$ | Card Memory Offset Address 3 HIGH Byte |
| Base + 2Fh/2Fh | System Memory Address 3 Mapping Start Upper Byte |
| Base + 30h/70h | System Memory Address 4 Mapping Start LOW Byte |
| Base + $31h/71h$ | System Memory Address 4 Mapping Start LOW Byte |
| Base + $32h/72h$ Base + $32h/72h$ | System Memory Address 4 Mapping Start FIGH Byte |
| Base + $32h/72h$ Base + $33h/73h$ | System Memory Address 4 Mapping Stop LOW Byte |
| Base + 34h/74h | Card Memory Offset Address 4 LOW Byte |
| Base + 35h/75h | Card Memory Offset Address 4 HIGH Byte |
| Base + $37h/77h$ | System Memory Address 4 Mapping Start Upper Byte |
| Dube + 5/11///11 | System memory maneger inapping bait opper byte |

Interrupt Registers INTERRUPT AND GENERAL CONTROL REGISTER (READ/WRITE)

Socket A: Index Value (Base + 03h) Socket B: Index Value (Base + 43h)

The Interrupt and General Control Register controls the interrupt steering for the PC card I/O interrupt as well as general control of the OZ6860.

| BIT POSITION | NAME | | | | DES | SCRIPTION | | |
|-----------------|--|---|--|-------------------------------|--|---|--|--|
| 7 | Ring Indicate Enable | If bit is set to "1" and the PC card Type bit (Bit 5), is set to "1" (I/O PC Card), the (VD1/STSCHG#) signal from the I/O PC Card is used as a ring indicator signal and is passed through to the RI_OUT# output pin of the OZ6860. this function will still work when the OZ6860 is powered at 3.3V as long as the DC conditions for 3.3V operation are met. | | | | | | |
| | | from t signal config | he I/O F is then jured as | PC Card availab a sourc | l is used a le to be re ce for the | ard type bit is set to "1" (I/O PC Card) , the (VD1/STSCHG#) signal as the status change signal (STSCHG#) . The current status of the ead from the Interface status Register (01H) and this signal can be card status change interrupt. The ring indicate enable bit has no be bit is set to "0" (Memory PC Card). Function No Function STSCHG# No Function RI#> RI_OUT# | | |
| 6 | PC Card RESET# | | | | | C Card. Setting bit to "0" activates the RESET signal to the PC Card. active until bit is set to "1". | | |
| 5 | PC Card Type (Memory or I/O) | Settin | Setting bit to "4" selects an I/O PC Card which enables the PC Card interface multiplexed for routing of PC Card I/O signals. Setting bit to "0" selects a Memory PC Card. | | | | | |
| 4 | Reserved | Read | | - 0 | | | | |
| 3-0 | IRQ Level Selection (I/O cards Only) | | e bits se | lect the | redirectio | nterrupt Steering Table on of the PC Card interrupt. | | |
| | | IRQ Bit 3 | IRQ Bit 2 | IRQ Bit 1 | IRQ Bit 0 | Interrupt Request Level | | |
| | | 0 0 | 0 0 | 0 0 | 0 1 | IRQ Not selected Reserved | | |
| | | 0 0 | 0 0 | 1 1 | 0 1 | Reserved IRQ3 Enabled | | |
| | | 0 | 1 | 0 | 0 | IRQ4 Enabled | | |
| | | 0 | 1 | 0 | 1 | IRQ5 Enabled | | |
| | | 0 | 1 1 | 1 1 | 0 1 | Reserved IRQ7 Enabled | | |
| | | 1 | 0 | 0 | 0 | Reserved | | |
| | | 1 | Ő | õ | 1 | IRQ9 Enabled | | |
| | | 1 | 0 | 1 | 0 | IRQ10 Enabled | | |
| | | 1 | 0 | 1 | 1 | IRQ11 Enabled | | |
| | | 1 | 1 | 0 0 | 0 1 | IRQ12 Enabled | | |
| | | 1 | 1 1 | 0 1 | 1 0 | Reserved IRQ14 Enabled | | |
| 1 | | 1 1 | | 1 | 1 | | | |

CARD STATUS CHANGE INTERRUPT CONFIGURATION REGISTER (READ/WRITE)

Socket A: Index Value (Base + 05h) Socket B: Index Value (Base + 45h)

This register controls interrupt steering of the card status change interrupt and the card status change interrupt enables.

| BIT POSITION | NAME | DESCRIPTION | | | | | |
|-----------------|----------------------------------|---|--|--|--|--|--|
| 7-4 | IRQs | Interrupt Steering for the Card Status Change Interrupt See Card Status Change Interrupt Steering table for the routing of card status change interrupts. | | | | | |
| | | INTR# Enable IRQ IRQ IRQ IRQ Interrupt Bit (Interrupt & Bit 3 Bit 2 Bit 1 Bit 0 Request Level Gen Cntl Reg) | | | | | |
| | | 0 0 0 0 0 IRQ Not Selected | | | | | |
| | | 0 0 0 0 1 Reserved | | | | | |
| | | 0 0 0 1 0 Reserved | | | | | |
| | | 0 0 0 1 1 IRQ3 Enabled | | | | | |
| | | 0 0 1 0 0 IRQ4 Enabled | | | | | |
| | | 0 0 1 0 1 IRQ5 Enabled | | | | | |
| | | 0 0 1 1 0 Reserved | | | | | |
| | | 0 0 1 1 1 IRQ7 Enabled | | | | | |
| | | 0 1 0 0 0 Reserved | | | | | |
| | | 0 1 0 0 1 IRQ9 Enabled | | | | | |
| | | 0 1 0 1 0 IRQ10 Enabled | | | | | |
| | | 0 1 0 1 1 IRQ11 Enabled | | | | | |
| | | 0 1 1 0 0 IRQ12 Enabled | | | | | |
| | | 0 1 1 0 1 Reserved 0 1 1 1 0 IRQ14 Enabled | | | | | |
| | | 0 1 1 1 0 IRQ14 Enabled 0 1 1 1 1 IRQ15 Enabled | | | | | |
| 3 | Card Detect Enable | Setting bit to "1" enables a card status change interrupt when a change has been detected on the CD1# and CD2# signals. Setting bit to "0" disables the generation of a card status change interrupt when the CD1#, CD2# signal change state. | | | | | |
| 2 | Ready Enable | Setting bit to "1" enables a card status change interrupt when a LOW to HIGH transition has been detected on the Read/Busy# signal. Setting bit to "0" disables the generation of a card status change interrupt when a LOW to HIGH transition has been detected on the Read/Busy# signal. | | | | | |
| | | Bit is ignored when the interface is configured for I/O PC cards. | | | | | |
| 1 | Battery Warning Enable | Setting bit to "1" enables a card status change interrupt when a battery warning condition has been detected. Setting bit to "0" disables the generation of a card status change interrupt when a battery warning condition has been detected. | | | | | |
| 0 | Battery Dead Enable (STSCHG#) | For memory PC cards, setting bit to "1" enables a card status change interrupt when a battery dead condition has been detected. | | | | | |
| | | For I/O PC cards, setting bit to "1" enables OZ6860 to generate a card status change interrupt if the (STSCHG#/RI#) signal has been pulled LOW by I/O PC card, assuming that the ring indicate enable bit in the Interrupt and General Control Register is set to "0". Setting bit to "0" disables the generation of the card status change interrupt. Bit is ignored when the interface is configured for I/O PC cards and the Ring Indicate Enable bit in the Interrupt and General Control register is set to "1". | | | | | |

I/O Registers

I/O CONTROL REGISTER (READ/WRITE)

Socket A: Index Value (Base + 07h) Socket B: Index Value (Base + 47h)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------------------|--|
| 7 | I/O Window 1 Wait State | If this bit is set to "1", 16-bit system accesses occur with 1 wait state (4 SYSCLKs). Standard 16- bit I/O cycle completes in 3 SYSCLKs with IOCHRDY HIGH. |
| 6 | I/O Window 1 ZeroWait State | If bit is set to 1, 8-bit system I/O accesses completes in 3 SYSCLKs, with ZEROWS# signal asserted to the system bus. If bit is set to "0", the 8-bit system I/O access will complete in 6 SYSCLKs when PC card asserts no WAIT# signal, or more when WAIT# signal is asserted (cause IOCHRDY deasserted). The WAIT# signal will override this bit. Bit has no meaning for 16-bit I/O access. Such access will always occur with either 3 SYSCLK standard cycle when WAIT# is not active, or more when WAIT# is active, or Bit 7 is set. |
| 5 | I/O Window 1 IOCS16# Source | If bit is set to "0", the OZ6860 generates IOCS16# based on the value of the data size bit. If bit is set to "1", the OZ6860 generates IOCS16# based on the IOIS16# signal from the PC Card and data size bit is ignored. |
| 4 | I/O Window 1 Data Size | A "0" selects an 8-bit I/O data path to the PC Card, and a "1" selects a 16-bit I/O data path to the PC Card. |
| 3 | I/O Window 0 Wait State | Same as bit 7, but for I/O Window 0 . |
| 2 | I/O Window 0 ZeroWait State | Same as bit 6, but for I/O Window 0 . |
| 1 | I/O Window 0 IOCS16# Source | Same as bit 5, but for I/O Window 0 . |
| 0 | I/O Window 0 Data Size | Same as bit 4, but for I/O Window 0 . |

I/O ADDRESS 1 START LOW BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 08h) Socket B: Index (Base + 48h)

This register contains the low order address bits used to determine the start address of I/O address window 0. This provides a minimum 1 byte window for I/O address window 0.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|---------------|----------------------------------|
| 7-0 | Address [7:0] | I/O Window 0 Start Address A7:A0 |

I/O ADDRESS 1 START HIGH BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 09h) Socket B: Index (Base + 49h)

This register contains the high order address bits used to determine the start address of I/O address window 0.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|----------------|-----------------------------------|
| 7-0 | Address [15:8] | I/O Window 0 Start Address A15:A8 |

I/O ADDRESS 1 STOP LOW BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 0Ah) Socket B: Index (Base + 4Ah)

This register contains the high order address bits used to determine the stop address of I/O address window 0. This provides a minimum 1 byte window for I/O address window 0.

NOTE : Do not attempt to overlay the I/O window over the top of the OZ6860 registers. This will cause the OZ6860 access type to change.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|---------------|---------------------------------|
| 7-0 | Address [7:0] | I/O Window 0 Stop Address A7:A0 |

I/O ADDRESS 1 STOP HIGH BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 0Bh) Socket B: Index (Base + 4Bh)

This register contains the high order address bits used to determine the stop address of I/O address window 0.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|----------------|-----------------------------------|
| 7-0 | Address [15:8] | I/O Window 0 Start Address A15:A8 |

I/O ADDRESS 2 START LOW BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 0Ch) Socket B: Index (Base + 4Ch)

This register contains the low order address bits used to determine the start address of I/O address window 1. This provides a minimum 1 byte window for I/O address window 1.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|---------------|----------------------------------|
| 7-0 | Address [7:0] | I/O Window 1 Start Address A7:A0 |

I/O ADDRESS 2 START HIGH BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 0Dh) Socket B: Index (Base + 4Dh)

This register contains the high order address bits used to determine the start address of I/O address window 1.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|----------------|-----------------------------------|
| 7-0 | Address [15:8] | I/O Window 1 Start Address A15:A8 |

Memory Registers

SYSTEM MEMORY ADDRESS 0 MAPPING START LOW BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 10h) Socket B: Index (Base + 50h)

These registers contain the low order address bits used to determine the start address of the corresponding system memory address mapping window. This provides a minimum memory mapping window of 4 Kbytes.

A memory PC Card is selected when the following conditions are satisfied :

- 1. The system memory address mapping window is enabled ;
- 2. The (ISA) system memory address is greater than or equal to the system memory address mapping start register A23:A12 (high and low byte);
- 3. The (ISA) system memory address is less than or equal to the system memory address mapping stop register A23:A12 (high and low byte).

The system memory address mapping windows can all be configured by software to be independently used, or used in concert to perform mapping for special memory mapping requirements, like LIM/EMS (Lotus-Intel-Microsoft/Extended Memory Specification) or XIP (Execute in Place).

NOTE : A memory window can not be set up below the first 64K of address space.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|-----------------|--|
| 7-0 | Address [19:12] | System Memory Window Start Address A19:A12 |

SYSTEM MEMORY ADDRESS 0 MAPPING START HIGH BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 11h)

Socket B: Index (Base + 51h)

These registers contain the high order address bits used to determine the start address of the corresponding system memory address mapping window. Each system memory window has a data path size associated with it which is controlled by a bit in this register. Accesses to each system memory window have the potential to occur with zero additional states which is also controlled by a bit in the register.

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|--------------------|---|
| 7 | Data Size | A "0" selects an 8-bit memory data path to the PC Card, and a "1" selects a 16-bit memory data path to the PC Card. |
| 6 | Zero wait State | If bit is set to "1", an 8-bit or 16-bit system memory accesses complete in 3 SYSCLKs or 2 SYSCLKs respectively, with internal ZEROWS# signal asserted to the PCI interfaces. If the bit is set to "0", the 8-bit or 16-bit memory access will complete in 6 SYSCLKs or 3 SYSCLKs with internal IOCHRDY asserted HIGH. |
| | | If internal IOCHRDY becomes deasserted by internal wait state generation, or WAIT# signal, then setting this bit to "0" will cause 16-bit memory cycles to complete in more than 3 SYSCLKs. |
| | | If internal IOCHRDY becomes deasserted by internal WAIT# signal, then setting this bit to "0" will cause 8-bit memory cycles to complete in more than 6 SYSCLKs. |
| | | When the Zero wait State bit is set to "1" in the system Memory Address Mapping Start HIGH Byte Register, then the internal ZEROWS# output will be held HIGH for accesses to a 8-bit system memory window with both A0 and SBHE# equal to "0". |
| | | NOTE: A logic LOW on IOCHRDY, either caused by an internal wait state generator or by WAIT# will force the ZEROWS# output HIGH. |
| 5-4 | Scratch Bits | These bits can be used for general purpose register storage and retrieval |
| 3-0 | Address [23:20] | System Memory Window start Address Start Address A23:A20 HIGH order address bits used to determine the start address of the corresponding system memory address mapping window. |

SYSTEM MEMORY ADDRESS 0 MAPPING STOP LOW BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 12h) Socket B: Index (Base + 52h)

These registers contain the low order address bits used to determine the stop address of the corresponding system memory address mapping window. This provides a minimum memory mapping window of 4 Kbytes.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|-----------------|---|
| 7-0 | Address [19:12] | System Memory Window Stop Address A19:A12 |

SYSTEM MEMORY ADDRESS 0 MAPPING STOP HIGH BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 13h) Socket B: Index (Base + 53h)

These registers contain the high order address bits used to determine the stop address of the corresponding system memory address mapping window. Each system memory window has the ability to extend a 16-bit system bus cycle by inserting wait states. Two bits in each of these register selects the number of wait states for a 16-bit access to the system memory window.

| BIT POSITION | NAME | | | DESCRIPTION | |
|---|-----------------------------------|---|--|---|---|
| 7 -6 | Wait State(s) select bits[1:0] | system memory wine states to be inserted IOCHRDY will be put the PC Card support | dow. The internal wa I for an 8-bit system Illed HIGH by the O2 ts the WAIT# signal, signal. Bit 6 and 5 s | ait state generator will access even if both b 26860 before the syst wait states will be ge should be set to "0" to | a 16-bit access to the I not cause additional wait its are set to "1" because em samples IOCHRDY. If enerated by the PC Card o disable the internal wait |
| | | Wait State Bit 1 | Wait State Bit 0 | Number of Additional Wait States | of SYSCLKs per Access |
| | | 0 | 0 | Standard 16- bit Cycle | 3 |
| | | 0 | 1 | 1 | 4 |
| | | 1 | 0 | 2 | 5 |
| | | 1 | 1 | 3 | 6 |
| 5.4 | Description | | | | |
| 5-4 | Reserved | | | | |
| 3-0 Address [23:20] System Memory Window start Address Start Address HIGH order address bits used to determine the store memory address mapping window. | | | | | |

CARD MEMORY OFFSET ADDRESS 0 LOW BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 14h) Socket B: Index (Base + 54h)

These registers contain the low order address bits which are added to the system address bits A19:A12 to generate the memory address for the PC card.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|-----------------|------------------------------------|
| 7-0 | Address [19:12] | Card Memory Offset Address A19:A12 |

CARD MEMORY OFFSET ADDRESS 0 HIGH BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 15h) Socket B: Index (Base + 55h)

These registers contain the high order address bits which are added to the system address bits **A23:A20** to generate the memory address for the PC Card. The software write protect of the PC Card memory for the corresponding system memory window is controlled by this register. This register also controls if the corresponding system memory window is mapped to attribute or common memory on the PC Card.

| BIT POSITION | NAME | DESCRIPTION | | |
|-----------------|--------------------|--|--|--|
| 7 | Write Protect | ect If bit is set to "1", write operations to the PC Card through the corresponding system memory window are inhibited. if bit is set to "0", write operations to the PC Card through the corresponding system memory window are allowed. WP Switch on the memory card alone not block the memory write cycle, but only set the Memory Write Protect bit in the Interface Status register. | | |
| 6 | Reg Active | If bit is set to "1", accesses to the system memory window will result in attribute memory on the PC Card being accessed by asserting REG# to LOW. If bit is set to "0", accesses to the system memory will result in common memory on the PC card being accessed by driving REG# to HIGH. | | |
| 5-0 | Address [23:20] | Card Memory Offset Address A25:A20 Bits A25 and A24 will be added to the system address bits A23:A20 to generate the memory address for the PC Card. | | |

CARD MEMORY ADDRESS 0 MAPPING START UPPER BYTE REGISTER (READ/WRITE)

Socket A: Index (Base + 17h) Socket B: Index (Base + 57h)

These registers are used in comparing PCI address bit 31:24 for each R2 memory windows. It decides which 16-Mbyte page memory region in the 4Gbyte PCI address space.

| BIT POSITION | NAME | DESCRIPTION |
|--------------|--------------------|--|
| 7-0 | Address [31:24] | Mapping start upper address byte A[31:24] are compared to PCI address. |

SYSTEM MEMORY ADDRESSES 1-4 MAPPING REGISTERS (READ/WRITE)

System Memory Addresses 1-4 register functions duplicate Address 0. Below are the register addresses of each of the registers. System Memory Address 1 Mapping Start Register LOW Byte System Memory Address 3 Mapping Start Register LOW Byte Socket A: Index (Base + 18h) Socket A: Index (Base + 28h) Socket B: Index (Base + 58h) Socket B: Index (Base + 68h) System Memory Address 1 Mapping Start Register HIGH Byte System Memory Address 3 Mapping Start Register HIGH Byte Socket A: Index (Base + 19h) Socket A: Index (Base + 29h) Socket B: Index (Base + 59h) Socket B: Index (Base + 69h) System Memory Address 1 Mapping Stop Register LOW Byte System Memory Address 3 Mapping Stop Register LOW Byte Socket A: Index (Base + 1Ah) Socket A: Index (Base + 2Ah) Socket B: Index (Base + 5Ah) Socket B: Index (Base + 6Ah) System Memory Address 1 Mapping Stop Register HIGH Byte System Memory Address 3 Mapping Stop Register HIGH Byte Socket A: Index (Base + 1Bh) Socket A: Index (Base + 2Bh) Socket B: Index (Base + 5Bh) Socket B: Index (Base + 6Bh) Card Memory Offset Address 1 LOW Byte Card Memory Offset Address 3 LOW Byte Socket A: Index (Base + 1Ch) Socket A: Index (Base + 2Ch) Socket B: Index (Base + 5Ch) Socket B: Index (Base + 6Ch) Card Memory Offset Address 1 HIGH Byte Card Memory Offset Address 3 HIGH Byte Socket A: Index (Base + 1Dh) Socket A: Index (Base + 2Dh) Socket B: Index (Base + 5Dh) Socket B: Index (Base + 6Dh) System memory Address 1 Mapping Start Upper Byte System memory Address 3 Mapping Start Upper Byte Socket A: Index (Base + 1Fh) Socket A: Index (Base + 2Fh) Socket B: Index (Base + 5Fh) Socket B: Index (Base + 6Fh) System Memory Address 2 Mapping Start Register LOW Byte System Memory Address 4 Mapping Start Register LOW Byte Socket A: Index (Base + 20h) Socket A: Index (Base + 30h) Socket B: Index (Base + 60h) Socket B: Index (Base + 70h) System Memory Address 2 Mapping Start Register HIGH Byte System Memory Address 4 Mapping Start Register HIGH Byte Socket A: Index (Base + 21h) Socket A: Index (Base + 31h) Socket B: Index (Base + 61h) Socket B: Index (Base + 71h) System Memory Address 2 Mapping Stop Register LOW Byte System Memory Address 4 Mapping Stop Register LOW Byte Socket A: Index (Base + 22h) Socket A: Index (Base + 32h) Socket B: Index (Base + 62h) Socket B: Index (Base + 72h) System Memory Address 2 Mapping Stop Register HIGH Byte System Memory Address 4 Mapping Stop Register HIGH Byte Socket A: Index (Base + 23h) Socket A: Index (Base + 33h) Socket B: Index (Base + 63h) Socket B: Index (Base + 73h) Card Memory Offset Address 2 LOW Byte Card Memory Offset Address 4 LOW Byte Socket A: Index (Base + 24h) Socket A: Index (Base + 34h) Socket B: Index (Base + 64h) Socket B: Index (Base + 74h) Card Memory Offset Address 2 HIGH Byte Card Memory Offset Address 4 HIGH Byte Socket A: Index (Base + 25h) Socket A: Index (Base + 35h) Socket B: Index (Base + 65h) Socket B: Index (Base + 75h) System memory Address 2 Mapping Start Upper Byte System memory Address 4 Mapping Start Upper Byte Socket A: Index (Base + 27h) Socket A: Index (Base + 37h) Socket B: Index (Base + 67h) Socket B: Index (Base + 77h) Confidential

©OZ6860-DS-1.0

The O₂Micro Mode O₂MICRO MODE CONTROL A REGISTER (READ/WRITE)

Socket A: Index (Base + 38h) Socket B: Index (Base + 78h)

This register bits are shared by Socket A and B.

During power-on reset or hardware reset, bit 6 is loaded with value of pin 116 (SDATA/SMBDATA), and bit 5 is loaded with value of pin 115 (SLATCH/SMBCLK). These values can be preset using pull-down and pull-up resistors.

| BIT POSITION | NAME | DESCRIPTION | | |
|--------------|----------|--|--|--|
| 7 | Reserved | | | |
| 6-5 | Pwrchip | 00 => Reserved 01 => parallel socket pwr (Default) 10 => TI TPS2202/06IDF 11 => SMBUS MAX1601 | | |
| 4-0 | Reserved | These pins are reserved. | | |

O2MICRO MODE CONTROL B REGISTER (READ/WRITE)

Socket A: Index (Base + 39h)

Socket B: Index (Base + 79h)

This register contains Chip ID setting, which directly load the Intel365SL B step or C step or O_2 Micro mode software driver.

| 7 | RI_OUT output enable | When configured for ring indicate, This signal is used to resume the processor when a HIGH-to- LOW change is detected on the STSCHG pin. "0" : RI_OUT output disable "1": RI_OUT output enable | | | |
|-----|-------------------------|---|--|--|--|
| 6-4 | Reserved | This bit is reserved. | | | |
| 3 | VS2# | This bit is connected to PCMCIA pin 57. Cards that will only operate at 3.3V will drive this pin to a "0". Note that this bit is provided for possible future PCMCIA specifications. "0" : 3.3V card detected. "1" : Old or 5V card detected. | | | |
| 2 | 5V Detect (VS1#) | This bit is connected to PCMCIA pin 34. Cards that will only operate at 3.3V will drive this pin to a "0". Note that this bit is provided for possible future PCMCIA specifications. "0" : 3.3V card detected. "1" : Old or 5V card detected. | | | |
| 1-0 | Chip ID parameter | These bits set the Chip ID, index 00h/40h, Read only register setting: Bit 1 Bit 0 Chip ID 1 1 Reserved (default) 1 0 0 1 Intel365SL C Step 0 0 Intel365SL B Step | | | |

O2MICRO MODE CONTROL C REGISTER (READ/WRITE)

Socket A: Index (Base + 3Ah) Socket B: Index (Base + 7Ah)

| BIT POSITION | NAME | DESCRIPTION | | | | |
|-------------------|--------------------|--|--|--|--|--|
| 7-6 Mgnt. IRQ Sel | | These bits indicate Management Interrupts (triggered by changes in PC Card Status) routed to which PCI INTA# - INTD# 00 => IRQ routed to INTA# 01 => IRQ routed to INTB# 10 => IRQ routed to INTC# 11 => IRQ routed to INTC# | | | | |
| 5-4 | CARD IREQ# Sel | These bits indicate Socket Card Interrupts (initiated by the PC Card asserting it's RDY/IREQ# signal) routed to which PCI INTA# - INTD# 00 => IRQ routed to INTA# 01 => IRQ routed to INTB# 10 => IRQ routed to INTB# 11 => IRQ routed to INTC# 11 => IRQ routed to INTD# | | | | |
| 3 | Zoomed video | "0" : socket address lines are normal "1" : socket address in Zoomed video mode | | | | |
| 1-0 | DREQ Select/Enable | 00 : Disable 01 : INPACK# 10 : WP/IOIS16 11 : BVD2/SPKR# | | | | |

O₂MICRO MODE CONTROL D REGISTER (READ/WRITE)

Socket A: Index (Base + 3Bh) . This register bits are shared by Socket A and B. Socket B: Index (Base + 7Bh)

During power-on reset or hardware reset, bit 1 is loaded with value of pin 121 (LED_OUT), and bit 0 is always reset high. These values can be preset using pull-down and pull-up resistors.

| BIT POSITION | NAME | DESCRIPTION | | | |
|-----------------|---------------------------|---|--|--|--|
| 7 | ISA Legacy | bit is "1", indicates ISA-legacy interrupt mode (Default) bit is "0", indicates PCI-compatible interrupt mode | | | |
| 6 | Reserved | | | | |
| 5 | Reserved | | | | |
| 4 | Reserved | Read as "000" | | | |
| 3 | CardBus Clkrun# enable | Bit is "1", indicates Clkrun# support enabled on CardBus Bus. Bit is "0", indicates Clkrun# support disabled on CardBus Bus (Default). | | | |
| 2 | PCI Clkrun# enable | Bit is "1", indicates Clkrun# support enabled on PCI Bus. Bit is "0", indicates Clkrun# support disabled on PCI Bus (Default). | | | |
| 1-0 | | | | | |

OZ6860 Interrupt Mode Table

| ISA Legacy Bit[7] | System Interrupt Mode[1:0] Bit[1:0] | PC CardBus 32bit Card Interrupt Mode | PC R2 16bit Card Interrupt Mode |
|----------------------|--|---|------------------------------------|
| 0 | 00 | PCI | PC/PCI |
| 0 | 01 | PCI | Reserved |
| 0 | 10 | PCI | PCI/Way |
| 0 | 11 | PCI | PCI |
| Default 1 | 00 | PCI | ISA |
| 1 | 01 | PCI | ISA |
| 1 | 10 | PCI | ISA |
| 1 | 11 | PCI | ISA |

MHPG DMA REGISTER (READ/WRITE)

Socket A: Index (Base + 3Ch) Socket B: Index (Base + 7Ch)

| BIT POSITION | NAME | DESCRIPTION |
|-----------------|-----------------------------------|--|
| 7-5 | Reserved | Read as "000" |
| 4 | Status Change Interrupt Enable | bit is "0" indicates that when Socket Status changes will not generate the Interrupt bit is "1" indicates that when Socket Status changes will generate the Interrupt (Default) |
| 3 | CINT# Enable | bit is "0" indicates that when CardBus CINT# active will not generate the Interrupt bit is "1" indicates that when CardBus CINT# active will generate the Interrupt (Default) |
| 2-0 | MHPG DMA Channel # | Define the DMA channel number from 0h-7h |

FIFO ENABLE REGISTER (READ/WRITE)

Socket A: Index (Base + 3Dh) This register bits are shared by Socket A and B Socket B: Index (Base + 7Dh)

| BIT POSITION | NAME | DESCRIPTION | | | |
|-----------------|--------------------------|---|--|--|--|
| 7 | Buffer Enable | bit is "0" indicates that CardBus bridge memory FIFO full buffer disabled bit is "1" indicates that CardBus bridge memory FIFO full buffer Enabled | | | |
| 6 | MEM_POSTWR | bit is "0" indicates that Cardbus bridge memory post write function disabled bit is "1" indicates that Cardbus bridge memory post write function enabled | | | |
| 5 | Reserved | | | | |
| 4 | PCI_FIFO | bit is "1", indicates PCI side Dword buffer enabled bit is "0", indicates PCI side Dword buffer disabled | | | |
| 3 | 3rd Port Zoomed Video | 0: Zoomed video supported only from socket A or B input sources. 1: Select the zoomed video input signal from 3rd port , not socket A or B | | | |
| 2-0 | Reserved | | | | |

O2 MODE CONTROL REGISTER E (READ/WRITE)

Socket A: Index (Base + 3Eh). This register bits are shared by Socket A and B. Socket B: Index (Base + 7Eh)

| BIT POSITION | NAME | DESCRIPTION | |
|-----------------|--------------------|--|--|
| 7-5 | Reserved | | |
| 4 | SKT_ACTV | bit is "0" indicates LED_OUT/SKT_ACTV pin is Led_Out bit is "1" indicates LED_OUT/SKT_ACTV pin is Socket_Activity | |
| 3 | LED_OUT Enable | "1" indicates that enable the output for pin LED_OUT(Default) "0" indicates that disable the output for pin LED_OUT | |
| 2 | Reserved | | |
| 1 | SPKR_OUT Enable | "1" indicates that enable the output for pin SPKR_OUT(Default) "0" indicates that disable the output for pin SPKR_OUT | |
| 0 | MHPG DMA MODE | "0" indicates that MHPG DMA Mode not enabled. "1" indicates that MHPG DMA MODE Enabled | |

DC CHARACTERISTICS

DC Table for Vcc = 4.5V to 5.5V

| Symbol | Parameter | Min | Max | Units |
|------------------|---|------|-----------------------|-------|
| V _{cc} | Power Supply Voltage | 4.5 | 5.5 | |
| VIH | Input HIGH Voltage | 2.0 | V _{CC} + 0.3 | V |
| VII | Input LOW Voltage | -0.3 | 0.8 | V |
| V _{OH} | Output HIGH Voltage | 2.4 | | V |
| V _{oL} | Output LOW Voltage | | 0.4 | V |
| l _{IL} | Maximum Input Leakage Current | | +/- 10 | uA |
| I _{OL} | Maximum Output Leakage | | +/- 10 | uA |
| Icc | Supply Current | | 70 | mA |
| I _{CC1} | Supply Current / Power Down Mode | | 50 | uA |
| | [Outputs Tri-stated, Internal Clock stop] | | | |

DC Table for Vcc = 3.0V to 3.6V

| Symbol | Parameter | Min | Max | Units |
|------------------|---|------|-----------------------|-------|
| Vcc | Power Supply Voltage | 3.0 | 3.6 | |
| VIH | Input HIGH Voltage | 2.0 | V _{CC} + 0.3 | V |
| VII | Input LOW Voltage | -0.3 | 0.8 | V |
| V _{OH} | Output HIGH Voltage | 2.4 | | V |
| V _{oL} | Output LOW Voltage | | 0.4 | V |
| IIL I | Maximum Input Leakage Current | | +/- 10 | uA |
| I _{OL} | Maximum Output Leakage | | +/- 10 | uA |
| Icc | Supply Current | | 40 | mA |
| I _{CC1} | Supply Current / Power Down Mode [Outputs Tri-stated, Internal Clock stop] | | 25 | uA |

Capacitance


| Symbol | Parameter | 0 Degree C to 70 Degree C | Units |
|-----------------|----------------------------|------------------------------|-------|
| C _{IN} | Maximum Input Capacitance | 10 | pF |
| Cout | Maximum Output Capacitance | 10 | pF |
| C _{IO} | Maximum I/O Capacitance | 10 | pF |

Absolute Maximum Ratings

| Symbol | Parameter | Value | Units |
|------------------------------------|---|-------------------------------|----------|
| Vcc | DC Power Supply Voltage | -0.5 to + 7.0 | V |
| V _{IN} , V _{OUT} | DC Input, Output Voltage | -0.5 to V _{DD} + 0.5 | V |
| I | DC Current Drain V _{DD} and V _{SS} Pins | 100 | mA |
| T _{STG} | Storage Temperature | -55 to +150 | Degree C |
| TL | Lead Temperature | 250 | Degree C |
| T _{OPERI} | Operation Temperature | 0 to +70 | Degree C |

AC CHARACTERISTICS






HI-Z = HIGH impedance

FRAME#, AD[31:0], C/BE[3:0]#, DEVSEL#, TRDY# and STOP# (PCI Bus)

TRDY#, STOP# Timing

| Symbol | Parameter | MIN | МАХ | MIN | МАХ | Units |
|--------|-----------------------------------|-----|-----|-----|-----|---------|
| t1 | TRDY# active delay from PCI_CLK | - | 11 | - | 11 | ns |
| t2 | TRDY# inactive delay from PCI_CLK | - | 11 | - | 11 | ns |
| t3 | TRDY# HIGH before HI-Z | 1 | - | 1 | - | PCI_CLK |
| t4 | STOP# active delay from PCI_CLK | - | 11 | - | 11 | ns |
| t5 | STOP# inactive delay from PCI_CLK | - | 11 | - | 11 | ns |
| t6 | STOP# HIGH before HI-Z | 1 | - | 1 | - | PCI_CLK |




HI-Z = HIGH impedance

TRDY# and STOP# Delay (PCI Bus)

IDSEL Timing in a Configuration Cycle

| Symbol | Parameter | MIN | МАХ | Units |
|--------|-------------------------|-----|-----|-------|
| t1 | IDSEL setup to PCI_CLK | 7 | - | ns |
| t2 | IDSEL hold from PCI_CLK | 0 | - | ns |




HI-Z = HIGH impedance

IDSEL Timing in a Configuration Cycle (PCI Bus)

PAR Timing

| Symbol | Parameter | MIN | МАХ | Units |
|--------|---|-----|-----|-------|
| t1 | PAR setup to PCI_CLK (input to CL-PD6730) | 7 | - | ns |
| t2 | PAR hold from PCI_CLK (input to OZ6860) | 0 | - | ns |
| t3 | PAR valid delay from PCI_CLK (output from OZ6860) | - | 11 | ns |
| t4 | PAR hold from PCI_CLK (output from OZ6860) | 0 | - | ns |




PAR goes HIGH or LOW depending on AD[31:0] and C/BE[3:0]# values.

PAR Timing (PCI Bus)

System Interrupt Timing

Pulse Mode Interrupt Timing

| Symbol | Parameter | MIN | МАХ | Units |
|--------|---------------------|-----|-----|---------|
| t1 | IRQ[XX] LOW or HIGH | 16 | 16 | PCI_CLK |







Pulse Mode Interrupt Timing

I/O Read/Write Timing

| Symbol | Parameter | MIN | МАХ | Units |
|--------|--|-----|-----|-------|
| t1 | REG# or Address setup to Command active | 70 | | ns |
| t2 | Command pulse width | 165 | | ns |
| t3 | Address hold and Write Data valid from Command inactive | 20 | | ns |
| t4 | Card IOCS16# delay from valid Address(PC Card specification) | | 35 | ns |
| t5 | Data setup before IORD# inactive | 60 | | ns |
| t6 | Data hold after IORD# inactive | 0 | | ns |






PC Card Bus Timing

Memory Read/Write Timing


| Symbol | Parameter | MIN | МАХ | Units |
|--------|--|-----|-----|-------|
| t1 | REG#, CE[2:1]#; Address, and Write Data setup to Command active | 30 | | ns |
| t2 | Command pulse width | 150 | | ns |
| t3 | Address hold and Write Data valid from Command inactive | 20 | | ns |
| t4 | WAIT# active from Command active | | 35 | ns |
| t5 | Command hold from WAIT# inactive | 0 | | ns |
| t6 | Data setup before OE# inactive | 80 | | ns |
| t7 | Data hold after OE# inactive | 30 | | ns |



Memory Read/Write Timing

Normal Byte Read/Write Timing


| Symbol | Parameter | MIN | МАХ | Units |
|--------|------------------------------------|-----|-----|-------|
| t1 | Address setup to Command active | 70 | | ns |
| t2 | Command pulse width | 165 | | ns |
| t3 | Address hold from Command inactive | 20 | | ns |



Normal Byte Read/Write Timing

| Symbol | Parameter | MIN | МАХ | Units |
|--------|---|-----|-----|-------|
| t1 | REG# or Address setup to Command active | 70 | | ns |
| t2 | Command pulse width | 165 | | ns |
| t3 | Address hold from Command inactive | 20 | | ns |
| t4 | Data setup before Command inactive | 60 | | ns |
| t5 | Data hold after command inactive | 0 | | ns |


PC Card Read/Write Timing when System is 8-Bit





PC Card Read/Write Timing when System is 8 Bit (SBHE Tied HIGH)

16-Bit System to 8-Bit I/O Card: Odd Byte Timing

| Symbol | Parameter | MIN | МАХ | Units |
|--------|------------------------------------|-----|-----|-------|
| t1 | IOIS16# inactive to CE2# inactive | | 20 | ns |
| t2 | IOIS16# inactive to CE1# active | | 20 | ns |
| t3 | Address setup to Command active | 70 | | ns |
| t4 | Command pulse width | 165 | | ns |
| t5 | Address hold from Command inactive | 20 | | ns |








Confidential

©OZ6860-DS-1.0





Confidential

©OZ6860-DS-1.0