R5C476II

PCI-CARDBUS BRIDGE

DATA SHEET

REV. 1.4

RIGOH



REVISION HISTORY

REVISION	DATE	COMMENTS
0.1	12/8/97	First Draft for internal use
0.2	10/1/98	First public release (limited)
0.3	10/5/98	Function is added on Misc Control 3 register. (ch.,5.4.42)
1.0	1/29/99	216pin LQFP package support Serial EEPROM Interface is described. Power Up/Down sequencer is described. Global Reset Signals are described.
1.1	2/8/99	Outlines of Interrupt and ZV port interface are changed. (ch.,4)
1.2	3/2/99	Description of LED enable bit is added. Value of VCC_AUX is rectified. Specifications of GBRST# and HWSPND# are added.
1.3	8/25/99	277pin CSP package support
1.4	11/5/99	220pin CSP package support

 $Microsoft, Windows, the \ Windows \ logo, \ and \ Windows \ NT \ are \ registered \ trademarks \ of \ Microsoft \ Corporation.$

1 OVERVIEW

The R5C476II is a PC card controller offering a single chip solution as a bridge between PCI bus and CardBus. The R5C476II includes two PC Card 95/97 compliant sockets interface and a bridge function to the PCI bus of 33MHz. The R5C476II can support the 32-bit CardBus (Card-32) and the 16-bit PC card (Card-16) without external buffers.

Concerning the 16-bit card control interface, the R5C476II's register is compatible with the Intel 82365SL and Ricoh's RF5C396/366 in order to maintain backward compatibility with the existing 16-bit PC Card compliant with PCMCIA2.1/JEIDA4.2. All PC card interface signals are individually buffered to allow direct connection to CardBus and Hot insertion/removal without external buffers. The R5C476II also allows direct connection to PCI bus.

The PC card socket interfaces have their own power supply terminals that can be powered at either 3.3V or 5V for compatibility with 3.3V and 5V signaling environments. The core logic is powered at 3.3V or 2.5V. The PCI interface is powered at 3.3V and 5V tolerant.

The R5C476II allows the system to be equipped with the high performance multimedia PC cards like the Video capture card, and 100 BASE LAN card.

◆ PC97/98/99 compliant

- PC99 Design Guide compliant (Subsystem ID, Subsystem Vender ID)
- ACPI 1.0 and PCI Bus Power Management 1.0 compliant
- Global Reset support

Low Power consumption

- Hardware Suspend
- CLKRUN#,CCLKRUN# support
- 2.5V or 3.3V VCC-CORE

High-performance

- ◆ Single Chip PCI-CardBus Bridge
 - 2 PCMCIA PC-Card 95/97 sockets support
 - CardBus(Card-32) Card and 16-bit(PCMCIA2.1/JEIDA4.2) Card work at the same time
 - Bridge function between PCI bus and CardBus

◆ PCI Bus Interface


- Compliant with PCI Local Bus Specification2.2
- The maximum frequency 33MHz
- PCI Master/Target protocol support
- · Separated PCI configuration each socket
- Direct connection to PCI bus
- 3.3V interface (5V tolerant)

CardBus PC card Bridge

- PC Card Standard 95/97 compliant
- Compliant with Yenta register set Rev2.2
- The maximum frequency 33MHz
- CardBus Master/Target protocol support
- Transfer transactions
 - All memory read/write transaction(bi-direction)
 - I/O read/write transaction(bi-direction)
 - Configuration read/write transaction(PCI → Card)
 - 2 programmable memory windows
 - 2 programmable I/O windows

- ◆ PC Card-16 Bridge
 - Compliant with PCMCIA PC Card 95/97 Standard Specification
 - 5 programmable memory windows
 - 2 programmable I/O windows
 - Compliant with i82365SL compatible register set / ExCA
- ♦ System Interrupt
 - INTA#,INTB# support for PCI system interrupt
 - IRQn support for ISA system interrupt (Non shared IRQn pins)
 - Serialized IRQ support (IRQn, INTA#~INTD#)
- ◆ 3.3V/5V Mixed Voltage Operation at 33MHz
- ♦ GPIO support
- ◆ Posting Write and Prefetching Read support
- Plug and Play support
- ◆ 16-bit Legacy mode (3E0/3E2 I/O port) support
- ◆ Zoomed Video Port support
 - Bypass type
- ◆ PCIway Legacy DMA support
- Package
 - 208pin LQFP t=1.7mm 0.5pin pitch
 - 216pin LQFP t=1.7mm 0.4pin pitch
 - 220pin CSP t=1.5mm 0.8pin pitch
 - 277pin CSP t=1.5mm 0.8pin pitch

2 BLOCK DIAGRAM




3 PIN DESCRIPTION


3.1 Pin Assignments

3.1.1 208pin LQFP Assignments

-CardBus PC Card Interface-




-16bit PC Card Interface-




3.1.2 216pin LQFP assignment


-CardBus PC Card Interface-




16bit PC Card Interface



3.1.3 277pin CSP assignment



3.1.4 220pin CSP Package Pin Assignment



3-6 REV.1.4 RIGOH©1999

3.2 Pin Characteristics

3.2.1 208pin characteristics

	16-bit Card Inter	face	CardBus Card In	terface	Pin	Characteris	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
1	BCDATA5	I/O	BCAD3	I/O		В	8mA	
2	BCDATA6	I/O	BCAD5	I/O		В	8mA	
3	BCDATA7	I/O	BCAD7	I/O		В	8mA	
4	BCDATA11	I/O	BCAD2	I/O		В	8mA	
5	BCDATA12	I/O	BCAD4	I/O		В	8mA	
6	BCADR23	0	BCFRAME#	I/O		В	8mA	
7	BCADR18	O(TS)	_	_		В	8mA	
8	VCC_SLOTB	DC	VCC_SLOTB	DC		В	_	
9	BCADR20	0	BCSTOP#	I/O(PU)		В	8mA	1
10	BCADR17	0	BCAD16	I/O		В	8mA	
11	BCADR24	0	BCAD17	I/O		В	8mA	
12	BCADR15	0	BCIRDY#	I/O(PU)		В	8mA	1
13	GND	DC	GND	DC		G	_	
14	BCADR16	O(TS)	BCCLK	O(TS)		В	СВ	
15	BCADR25	0	BCAD19	I/O		В	8mA	
16	BCDATA14	I/O	_	_		В	8mA	
17	BCADR7	0	BCAD18	I/O		В	8mA	
18	BCADR6	0	BCAD20	I/O		В	8mA	
19	BCDATA10	I/O	BCAD31	I/O		В	8mA	
20	BCADR5	0	BCAD21	I/O		В	8mA	
21	BCDATA15	I/O	BCAD8	I/O		В	8mA	
22	BCADR4	0	BCAD22	I/O		В	8mA	
23	BCADR12	0	BCC/BE2#	I/O		В	8mA	
24	BCDATA0	I/O	BCAD27	I/O		В	8mA	
25	BCDATA1	I/O	BCAD29	I/O		В	8mA	
26	BCDATA2	I/O	_	_		В	8mA	
27	BCDATA8	I/O	BCAD28	I/O		В	8mA	
28	BCDATA9	I/O	BCAD30	I/O		В	8mA	
29	BINPACK#	I(PU)	BCREQ#	I(PU)		В	_	
30	BBVD1/ BSTSCHG# BRI#	I(PU)	BCSTSCHG	I(PD)	✓	В		2
31	VCC_CORE	DC	VCC_CORE	DC		С	_	
32	GBRST#	I	GBRST#	I	✓	AUX	2mA	
33	BVPPEN1	0	BVPPEN1	0	✓	AUX	2mA	
34	BVPPEN0	0	BVPPEN0	0	✓	AUX	2mA	
35	BVCC3EN#	0	BVCC3EN#	0	✓	AUX	2mA	
36	BVCC5EN#	0	BVCC5EN#	0	✓	AUX	2mA	
37	RI_OUT#/ PME#	O(OD)	RI_OUT#/ PME#	O(OD)	✓	AUX	2mA	
38	BCD1#	I(PU)	BCCD1#	I(PU)		AUX	_	
39	BCD2#	I(PU)	BCCD2#	I(PU)		AUX	_	
40	BVS1#	I/O	BCVS1	I/O		AUX	0.5mA	
41	BVS2#	I/O	BCVS2	I/O		AUX	0.5mA	
42	IRQ3/GPIO0	I/O	IRQ3/GPIO0	I/O	✓	AUX	2mA	

	16-bit Card Inte	rface	CardBus Card I	nterface	Pin	Characteris	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
43	IRQ4/GPIO1	I/O	IRQ4/GPIO1	I/O	✓	AUX	2mA	
44	IRQ5/GPIO2	I/O	IRQ5/GPIO2	I/O	✓	AUX	2mA	
45	IRQ7/GPIO3	I/O	IRQ7/GPIO3	I/O	✓	AUX	2mA	
46	IRQ9/SRIRQ#	I/O	IRQ9/SRIRQ#	I/O	✓	AUX	2mA	
47	IRQ10/LEDA#	0	IRQ10/LEDA#	O(TS)	✓	AUX	2mA	
48	IRQ11/LEDB#	0	IRQ11/LEDB#	O(TS)	✓	AUX	2mA	
49	IRQ12	0	IRQ12	O(TS)	✓	AUX	2mA	
50	IRQ14	0	IRQ14	O(TS)	✓	AUX	2mA	
51	IRQ15/ZVENA#	0	IRQ15	O(TS)	✓	AUX	2mA	
52	CLKRUN#	I/O	CLKRUN#	I/O	✓	Р	PCI	
53	PCIRST#	1	PCIRST#	1	✓	Р	_	
54	GND	DC	GND	DC		G	_	
55	PCICLK	1	PCICLK	1	✓	P	_	
56	GNT#	i	GNT#	i	√	P	_	
57	REQ#	O(TS)	REQ#	O(TS)	✓	P	PCI	
58	AD31	1/0	AD31	1/0	√	P	PCI	
59	AD30	I/O	AD30	I/O	1	P	PCI	
60	AD29	I/O	AD29	I/O	√	P	PCI	
61	AD28	I/O	AD28	I/O	√	P	PCI	
62	AD27	I/O	AD27	I/O	<i>✓</i>	P	PCI	
63	AD26	I/O	AD26	I/O	<i>✓</i>	P	PCI	
64	VCC PCI	DC	VCC PCI	DC	· ✓	P	-	
65	AD25	I/O	AD25	1/0	<i>✓</i>	Р	PCI	
66	AD24	I/O	AD24	1/0	<i>✓</i>	P	PCI	
67	C/BE3#	I/O	C/BE3#	1/0	· ·	Р	PCI	
68	IDSEL	1	IDSEL	1	√	P	_	
69	AD23	I/O	AD23	1/0	<i>✓</i>	P	PCI	
70	AD22	I/O	AD22	1/0	· /	Р	PCI	
71	AD21	I/O	AD21	1/0	√	Р	PCI	
72	AD20	I/O	AD20	1/0	1	P	PCI	
73	AD19	I/O	AD19	1/0	· ✓	Р	PCI	
74	AD18	I/O	AD18	1/0	√	Р	PCI	
75	AD17	I/O	AD17	I/O	√ ·	P	PCI	
76	AD16	I/O	AD16	I/O	· ·	P	PCI	
77	C/BE2#	I/O	C/BE2#	I/O	· ✓	P	PCI	
78	FRAME#	1/0	FRAME#	I/O	· ·	P	PCI	+
79	IRDY#	1/0	IRDY#	I/O	· ✓	P	PCI	+
80	TRDY#	I/O	TRDY#	1/0	· ✓	' Р	PCI	+
81	DEVSEL#	1/0	DEVSEL#	I/O	· ·	P	PCI	+
82	STOP#	1/0	STOP#	I/O	· ·	P	PCI	+
83	PERR#	1/0	PERR#	1/0	✓	P	PCI	+
84	SERR#	O(OD)	SERR#	O(OD)	→	P	PCI	+
85	PAR	1/0	PAR	I/O	√	P	PCI	+
86	C/BE1#	1/0	C/BE1#	1/0	✓	P	PCI	+
87	GND	DC	GND	DC	· ✓	G	— — — — — — — — — — — — — — — — — — —	+
88	AD15	1/0	AD15	I/O	√	P	PCI	+
89	AD15 AD14	1/0	AD14	1/0	√	P	PCI	+
90	AD14 AD13	I/O	AD13	1/0	√	P	PCI	+
90	AD13 AD12	1/0	AD13	1/0	√	P	PCI	+

	16-bit Card Int	erface	CardBus Card I	nterface	Pin	Characteris	tics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
92	AD11	I/O	AD11	I/O	✓	Р	PCI	
93	AD10	I/O	AD10	I/O	✓	Р	PCI	
94	VCC PCI	DC	VCC PCI	DC	✓	Р	_	
95	AD9	I/O	AD9	I/O	✓	Р	PCI	
96	AD8	I/O	AD8	I/O	✓	Р	PCI	
97	C/BE0#	I/O	C/BE0#	I/O	✓	Р	PCI	
98	AD7	I/O	AD7	I/O	✓	Р	PCI	
99	AD6	I/O	AD6	I/O	√	Р	PCI	
100	AD5	I/O	AD5	I/O	✓	Р	PCI	
101	AD4	I/O	AD4	I/O	√	Р	PCI	
102	AD3	I/O	AD3	I/O	✓	Р	PCI	
103	AD2	I/O	AD2	I/O	√	P	PCI	
104	AD1	I/O	AD1	I/O	√	P	PCI	
105	AD0	I/O	AD0	I/O	√	P	PCI	
106	INTA#	O(OD)	INTA#	O(OD)	√	P	PCI	
107	INTB#	O(OD)	INTB#	O(OD)	√	P	PCI	
108	HWSPND#/ SPKROUT	I/O	HWSPND#/ SPKROUT	I/O	√	AUX	2mA	
109	AVPPEN1	0	AVPPEN1	0	√	AUX	2mA	
110	AVPPEN0	0	AVPPEN0	0	✓	AUX	2mA	
111	AVCC3EN#	0	AVCC3EN#	0	√	AUX	2mA	
112	AVCC5EN#	0	AVCC5EN#	0	√	AUX	2mA	1
113	VCC AUX	DC	VCC AUX	DC		AUX	_	
114	ACD1#	I(PU)	ACCD1#	I(PU)		AUX		
115	ACD2#	I(PU)	ACCD2#	I(PU)		AUX		
116	AVS1#	1/0	ACVS1	1/0		AUX	0.5mA	
117	AVS2#	I/O	ACVS2	1/0		AUX	0.5mA	
118	ABVD1/ ASTSCHG#/ ARI#	I(PU)	ACSTSCHG	I(PD)	√	A	— — — — — — — — — — — — — — — — — — —	2
119	AINPACK#	I(PU)	ACREQ#	I(PU)		Α	_	
120	ACDATA3	I/O	ACAD0	I/O		Α	8mA	
121	ACDATA11	I/O	ACAD2	I/O		Α	8mA	
122	ACDATA4	I/O	ACAD1	I/O		Α	8mA	
123	ACDATA12	I/O	ACAD4	I/O		Α	8mA	
124	ACDATA5	I/O	ACAD3	I/O		Α	8mA	
125	GND	DC	GND	DC		G	_	
126	ACDATA13	I/O	ACAD6	I/O		Α	8mA	
127	ACDATA6	I/O	ACAD5	I/O		Α	8mA	
128	ACDATA14	I/O	_	_		Α	8mA	
129	ACDATA7	I/O	ACAD7	I/O		Α	8mA	
130	ACDATA15	I/O	ACAD8	I/O		Α	8mA	
131	ACE1#	0	ACC/BE0#	I/O		Α	8mA	
132	ACE2#	0	ACAD10	I/O		Α	8mA	
133	ACADR10	0	ACAD9	I/O		Α	8mA	
134	AOE#	0	ACAD11	I/O		Α	8mA	
135	AIORD#	0	ACAD13	I/O		Α	8mA	
136	ACADR11	0	ACAD12	I/O		A	8mA	
137	AIOWR#	0	ACAD15	I/O		A	8mA	
			VCC_SLOTA	DC	-	Α	_	-

	16-bit Card Inter	face	CardBus Card I	nterface	Pin	Characteris	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
139	ACADR9	0	ACAD14	I/O		Α	8mA	
140	ACADR17	0	ACAD16	I/O		Α	8mA	
141	ACADR8	0	ACC/BE1#	I/O		Α	8mA	
142	ACADR18	O(TS)	_	_		Α	8mA	
143	ACADR13	0	ACPAR	I/O		Α	8mA	
144	ACADR19	0	_	I/O(PU)		Α	8mA	1
145	ACADR14	0	ACPERR#	I/O(PU)		Α	8mA	1
146	ACADR20	0	ACSTOP#	I/O(PU)		Α	8mA	1
147	AWE#	0	ACGNT#	0		Α	8mA	
148	ACADR21	0	ACDEVSEL#	I/O(PU)		Α	8mA	1
149	ARDY/ AIREQ#	I(PU)	ACINT#	I(PU)		Α	_	
150	ACADR22	0	ACTRDY#	I/O(PU)		Α	8mA	1
151	GND	DC	GND	DC		G	_	
152	ACADR16	O(TS)	ACCLK	O(TS)		Α	CB	
153	ACADR23	0	ACFRAME#	I/O		Α	8mA	
154	ACADR15	0	ACIRDY#	I/O(PU)		Α	8mA	1
155	ACADR24	0	ACAD17	I/O		Α	8mA	
156	ACADR12	0	ACC/BE2#	I/O		Α	8mA	
157	ACADR25	0	ACAD19	I/O		Α	8mA	
158	ACADR7	0	ACAD18	I/O		Α	8mA	
159	ACADR6	0	ACAD20	I/O		Α	8mA	
160	VCC_SLOTA	DC	VCC_SLOTA	DC		Α	_	
161	ACADR5	0	ACAD21	I/O		Α	8mA	
162	ARESET	O(TS)	ACRST#	O(TS)		Α	4mA	
163	ACADR4	0	ACAD22	I/O		Α	8mA	
164	AWAIT#	I(PU)	ACSERR#	I(PU)		Α	_	
165	ACADR3	0	ACAD23	I/O		Α	8mA	
166	ACADR2	0	ACAD24	I/O		Α	8mA	
167	AREG#	0	ACC/BE3#	I/O		Α	8mA	
168	ACADR1	0	ACAD25	I/O		Α	8mA	
169	ABVD2/ ASPKR#	I(PU)	ACAUDIO	I(PU)		Α	_	
170	ACADR0	0	ACAD26	I/O		Α	8mA	
171	ACDATA0	I/O	ACAD27	I/O		Α	8mA	
172	ACDATA8	I/O	ACAD28	I/O		Α	8mA	
173	ACDATA1	I/O	ACAD29	I/O		Α	8mA	
174	ACDATA9	I/O	ACAD30	I/O		Α	8mA	
175	ACDATA2	I/O	_	_		Α	8mA	
176	ACDATA10	I/O	ACAD31	I/O		Α	8mA	
177	AWP/ AIOIS16#	I	ACCLKRUN#	I/O(PU)		Α	8mA	1
178	VCC_CORE	DC	VCC_CORE	DC		С	_	
179	BCE1#	0	BCC/BE0#	I/O		В	8mA	
180	BCE2#	0	BCAD10	I/O		В	8mA	
181	BOE#	0	BCAD11	I/O		В	8mA	
182	BIORD#	0	BCAD13	I/O		В	8mA	
183	BIOWR#	0	BCAD15	I/O		В	8mA	
184	BCADR13	0	BCPAR	I/O		В	8mA	
185	BCADR14	0	BCPERR#	I/O(PU)		В	8mA	1

	16-bit Card Inte	rface	CardBus Card I	nterface	Pin	Characteris	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
186	GND	DC	GND	DC		G	_	
187	BWE#	O(TS)	BCGNT#	O(TS)		В	8mA	
188	BRDY/ BIREQ#	I(PU)	BCINT#	I(PU)		В	_	
189	BCADR21	0	BCDEVSEL#	I/O(PU)		В	8mA	1
190	BCADR22	0	BCTRDY#	I/O(PU)		В	8mA	1
191	BRESET	O(TS)	BCRST#	O(TS)		В	4mA	
192	BWAIT#	I(PU)	BCSERR#	I(PU)		В	_	
193	BCADR3	0	BCAD23	I/O		В	8mA	
194	VCC_SLOTB	DC	VCC_SLOTB	DC		В	_	
195	BCADR2	0	BCAD24	I/O		В	8mA	
196	BCADR1	0	BCAD25	I/O		В	8mA	
197	BREG#	0	BCC/BE3#	I/O		В	8mA	
198	BBVD2/ BSPKR#	I(PU)	BCAUDIO	I(PU)		В	_	
199	BCADR0	0	BCAD26	I/O		В	8mA	
200	BWP/ BIOIS16#	I	BCCLKRUN#	I/O(PU)		В	8mA	1
201	BCDATA3	I/O	BCAD0	I/O		В	8mA	
202	BCADR8	0	BCC/BE1#	I/O		В	8mA	
203	BCADR9	0	BCAD14	I/O		В	8mA	
204	BCDATA13	I/O	BCAD6	I/O		В	8mA	
205	BCADR10	0	BCAD9	I/O		В	8mA	
206	BCDATA4	I/O	BCAD1	I/O	_	В	8mA	
207	BCADR11	0	BCAD12	I/O		В	8mA	
208	BCADR19	0	_	I/O(PU)		В	8mA	1

Pin Type

I: Input Pin, O: Output Pin, I/O: Input Output Pin,

I(PU): Input Pin with Internal Pullup Resistor,
I(PD): Input Pin with Internal Pulldown Resistor,
I/O(PU): Input Output Pin with Internal Pullup Resistor,
I/O(PD): Input Output Pin with Internal Pulldown Resistor,

O(TS): Three State Output Pin, O(OD): Open Drain Output Pin

Power Rail

P: VCC_PCI, C: VCC_CORE, A: VCC_SLOTA,

B: VCC_SLOTB, AUX: VCC_AUX

Drive

PCI: PCI2.2 Compliant,

CB: PCMCIA CardBus PC Card Compliant

Note

1: Pull up is attached when PC Card Interface is configured as a CardBus Interface Mode.

2: Pull up or Pull down is configured according to the type of a card inserted.

3.2.2 216 pin characteristics

	16-bit Card Inte	erface	CardBus Card I	Interface	Pin	Characteris	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
1	BCDATA5	I/O	BCAD3	I/O		В	8mA	
2	BCDATA6	I/O	BCAD5	I/O		В	8mA	
3	BCDATA7	I/O	BCAD7	I/O		В	8mA	
4	BCDATA11	I/O	BCAD2	I/O		В	8mA	
5	BCDATA12	I/O	BCAD4	I/O		В	8mA	
6	BCADR23	0	BCFRAME#	I/O		В	8mA	
7	BCADR18	O(TS)	_	_		В	8mA	
8	VCC_SLOTB	DC	VCC_SLOTB	DC		В	_	
9	BCADR20	0	BCSTOP#	I/O(PU)		В	8mA	1
10	BCADR17	0	BCAD16	I/O		В	8mA	
11	BCADR24	0	BCAD17	I/O		В	8mA	
12	BCADR15	0	BCIRDY#	I/O(PU)		В	8mA	1
13	GND	DC	GND	DC		G	_	
14	BCADR16	O(TS)	BCCLK	O(TS)		В	СВ	
15	BCADR25	0	BCAD19	I/O		В	8mA	
16	BCDATA14	I/O	_	_		В	8mA	
17	BCADR7	0	BCAD18	I/O		В	8mA	
18	BCADR6	0	BCAD20	I/O		В	8mA	
19	BCDATA10	I/O	BCAD31	I/O		В	8mA	
20	BCADR5	0	BCAD21	I/O		В	8mA	
21	BCDATA15	I/O	BCAD8	I/O		В	8mA	
22	BCADR4	0	BCAD22	I/O		В	8mA	
23	BCADR12	0	BCC/BE2#	I/O		В	8mA	
24	BCDATA0	I/O	BCAD27	I/O		В	8mA	
25	BCDATA1	I/O	BCAD29	I/O		В	8mA	
26	BCDATA2	I/O	_	_		В	8mA	
27	BCDATA8	I/O	BCAD28	I/O		В	8mA	
28	BCDATA9	I/O	BCAD30	I/O		В	8mA	
29	BINPACK#	I(PU)	BCREQ#	I(PU)		В	_	
30	BBVD1/ BSTSCHG# BRI#	I(PU)	BCSTCHG	I(PD)	√	В		2
31	VCC CORE	DC	VCC CORE	DC		С	_	
32	SPKROUT	O(TS)	SPKROUT	O(TS)	✓	AUX	2mA	
33	GBRST#	ì	GBRST#	ì	✓	AUX	_	
34	BVPPEN1	0	BVPPEN1	0	✓	AUX	2mA	
35	BVPPEN0	0	BVPPEN0	0	✓	AUX	2mA	
36	BVCC3EN#	0	BVCC3EN#	0	✓	AUX	2mA	
37	BVCC5EN#	0	BVCC5EN#	0	✓	AUX	2mA	
38	VCC AUX	DC	VCC AUX	DC		AUX	_	
39	RI_OUT#/ PME#	O(OD)	RI_OUT#/ PME#	O(OD)	√	AUX	2mA	
40	BCD1#	I(PU)	BCCD1#	I(PU)		AUX	_	
41	BCD2#	I(PU)	BCCD2#	I(PU)		AUX	_	
42	BVS1#	I/O	BCVS1	I/O		AUX	0.5mA	
43	BVS2#	I/O	BCVS2	I/O		AUX	0.5mA	
44	IRQ3/GPIO0	I/O	IRQ3/GPIO0	I/O	✓	AUX	2mA	
45	IRQ4/GPIO1	I/O	IRQ4/GPIO1	I/O	✓	AUX	2mA	
46	IRQ5/GPIO2	I/O	IRQ5/GPIO2	I/O	✓	AUX	2mA	

	16-bit Card Inter	face	CardBus Card Inte	erface	Pin	Characteris	stics	
Pin No.					5V	Pwr		Note
	Pin Name	Dir	Pin Name	Dir	Tolerant	Rail	Drive	
47	IRQ7/GPIO3	I/O	IRQ7/GPIO3	I/O	✓	AUX	2mA	
48	IRQ9/SRIRQ#	I/O	IRQ9/SRIRQ#	I/O	✓	AUX	2mA	
49	IRQ10/LEDA#	O(TS)	IRQ10/LEDA#	O(TS)	✓	AUX	2mA	
50	IRQ11/LEDB#	O(TS)	IRQ11/LEDB#	O(TS)	✓	AUX	2mA	
51	IRQ12	O(TS)	IRQ12	O(TS)	✓	AUX	2mA	
52	IRQ14	O(TS)	IRQ14	O(TS)	✓	AUX	2mA	
53	IRQ15/ZVENA#	O(TS)	IRQ15	O(TS)	✓	AUX	2mA	
54	CLKRUN#	I/O	CLKRUN#	I/O	✓	P	PCI	
55	PCIRST#		PCIRST#		✓	Р	_	
56	GND	DC	GND	DC		G	_	
57	PCICLK	l l	PCICLK	l	✓	P	_	
58	GNT#	<u> </u>	GNT#	<u> </u>	✓	P	_	
59	REQ#	O(TS)	REQ#	O(TS)	✓	P	PCI	
60	AD31	I/O	AD31	I/O	✓	Р	PCI	
61	AD30	I/O	AD30	I/O	✓	Р	PCI	
62	AD29	I/O	AD29	I/O	✓	Р	PCI	
63	AD28	I/O	AD28	I/O	✓	Р	PCI	
64	AD27	I/O	AD27	I/O	✓	Р	PCI	
65	AD26	I/O	AD26	I/O	✓	Р	PCI	
66	VCC_PCI	DC	VCC_PCI	DC	✓	Р	_	
67	AD25	I/O	AD25	I/O	✓	Р	PCI	
68	AD24	I/O	AD24	I/O	✓	Р	PCI	
69	C/BE3#	I/O	C/BE3#	I/O	✓	Р	PCI	
70	IDSEL	I	IDSEL	l	✓	Р	_	
71	AD23	I/O	AD23	I/O	✓	Р	PCI	
72	AD22	I/O	AD22	I/O	✓	Р	PCI	
73	AD21	I/O	AD21	I/O	✓	Р	PCI	
74	AD20	I/O	AD20	I/O	✓	Р	PCI	
75	AD19	I/O	AD19	I/O	✓	Р	PCI	
76	AD18	I/O	AD18	I/O	✓	Р	PCI	
77	AD17	I/O	AD17	I/O	✓	Р	PCI	
78	AD16	I/O	AD16	I/O	✓	Р	PCI	
79	VCC_PCI	DC	VCC_PCI	DC		Р	_	
80	C/BE2#	I/O	C/BE2#	I/O	✓	Р	PCI	
81	FRAME#	I/O	FRAME#	I/O	✓	Р	PCI	
82	IRDY#	I/O	IRDY#	I/O	✓	Р	PCI	
83	TRDY#	I/O	TRDY#	I/O	✓	Р	PCI	
84	DEVSEL#	I/O	DEVSEL#	I/O	√	P	PCI	
85	STOP#	I/O	STOP#	I/O	✓	Р	PCI	1
86	PERR#	I/O	PERR#	I/O	✓	P	PCI	
87	SERR#	O(OD)	SERR#	O(OD)	✓	Р	PCI	
88	PAR	I/O	PAR	I/O	✓	Р	PCI	
89	C/BE1#	I/O	C/BE1#	I/O	✓	Р	PCI	
90	GND	DC	GND	DC	✓	G	_	
91	AD15	I/O	AD15	I/O	✓	Р	PCI	
92	AD14	I/O	AD14	I/O	✓	Р	PCI	
93	AD13	I/O	AD13	I/O	✓	Р	PCI	
94	AD12	I/O	AD12	I/O	✓	Р	PCI	
95	AD11	I/O	AD11	I/O	✓	Р	PCI	
96	AD10	I/O	AD10	I/O	✓	Р	PCI	

	16-bit Card Inte	erface	CardBus Card	Interface	Pin	Characteris	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
97	VCC_PCI	DC	VCC_PCI	DC	✓	Р	_	
98	AD9	I/O	AD9	I/O	✓	Р	PCI	
99	AD8	I/O	AD8	I/O	✓	Р	PCI	
100	GND	DC	GND	DC		G	_	
101	C/BE0#	I/O	C/BE0#	I/O	✓	Р	PCI	
102	AD7	I/O	AD7	I/O	✓	Р	PCI	
103	AD6	I/O	AD6	I/O	✓	Р	PCI	
104	AD5	I/O	AD5	I/O	✓	Р	PCI	
105	AD4	I/O	AD4	I/O	✓	Р	PCI	
106	AD3	I/O	AD3	I/O	✓	Р	PCI	
107	AD2	I/O	AD2	I/O	✓	Р	PCI	
108	AD1	I/O	AD1	I/O	✓	Р	PCI	
109	AD0	I/O	AD0	I/O	✓	Р	PCI	
110	INTA#	O(OD)	INTA#	O(OD)	✓	Р	PCI	
111	INTB#	O(OD)	INTB#	O(OD)	✓	Р	PCI	
112	HWSPND#/ SPKROUT	I/O	HWSPND#/ SPKROUT	I/O	✓	AUX	2mA	
113	AVPPEN1	0	AVPPEN1	0	✓	AUX	2mA	
114	AVPPEN0	0	AVPPEN0	0	✓	AUX	2mA	
115	AVCC3EN#	0	AVCC3EN#	0	✓	AUX	2mA	
116	AVCC5EN#	0	AVCC5EN#	0	✓	AUX	2mA	
117	VCC_AUX	DC	VCC_AUX	DC		AUX	_	
118	ACD1#	I(PU)	ACCD1#	I(PU)		AUX	_	
119	ACD2#	I(PU)	ACCD2#	I(PU)		AUX	_	
120	SDA	I/O(OD)	SDA	I/O(OD)	✓	AUX	2mA	
121	AVS1#	I/O	ACVS1	I/O		AUX	0.5mA	
122	AVS2#	I/O	ACVS2	I/O		AUX	0.5mA	
123	SCL	I/O(OD)	SCL	I/O(OD)	✓	AUX	2mA	
124	ABVD1/ ASTSCHG#/ ARI#	I(PU)	ACSTSCHG	I(PD)	√	Α	_	2
125	AINPACK#	I(PU)	ACREQ#	I(PU)		Α	_	
126	ACDATA3	I/O	ACAD0	I/O		Α	8mA	
127	ACDATA11	I/O	ACAD2	I/O		Α	8mA	
128	ACDATA4	I/O	ACAD1	I/O		Α	8mA	
129	ACDATA12	I/O	ACAD4	I/O		Α	8mA	
130	ACDATA5	I/O	ACAD3	I/O		Α	8mA	
131	GND	DC	GND	DC		G	_	
132	ACDATA13	I/O	ACAD6	I/O		Α	8mA	
133	ACDATA6	I/O	ACAD5	I/O		Α	8mA	
134	ACDATA14	I/O	_	_		Α	8mA	
135	ACDATA7	I/O	ACAD7	I/O		Α	8mA	
136	ACDATA15	I/O	ACAD8	I/O		Α	8mA	
137	ACE1#	0	ACC/BE0#	I/O		Α	8mA	
138	ACE2#	0	ACAD10	I/O		Α	8mA	
139	ACADR10	0	ACAD9	I/O		Α	8mA	
140	AOE#	0	ACAD11	I/O		А	8mA	
141	AIORD#	0	ACAD13	I/O		А	8mA	
142	ACADR11	0	ACAD12	I/O		Α	8mA	
143	AIOWR#	0	ACAD15	I/O		Α	8mA	

	16-bit Card Int	erface	CardBus Card I	nterface	Pin	Pwr		
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
144	VCC SLOTA	DC	VCC SLOTA	DC		Α	_	
145	ACADR9	0	ACAD14	I/O		Α	8mA	
146	ACADR17	0	ACAD16	I/O		Α	8mA	
147	ACADR8	0	ACC/BE1#	I/O		Α	8mA	
148	ACADR18	O(TS)	_	_		Α	8mA	
149	ACADR13	Ô	ACPAR	I/O		Α	8mA	
150	ACADR19	0	_	I/O(PU)		Α	8mA	1
151	ACADR14	0	ACPERR#	I/O(PU)		Α	8mA	1
152	ACADR20	0	ACSTOP#	I/O(PU)		Α	8mA	1
153	AWE#	0	ACGNT#	Ô		Α	8mA	
154	ACADR21	0	ACDEVSEL#	I/O(PU)		Α	8mA	1
155	ARDY/ AIREQ#	I(PU)	ACINT#	I(PU)		Α	_	
156	ACADR22	0	ACTRDY#	I/O(PU)		Α	8mA	1
157	GND	DC	GND	DC		G	_	
158	ACADR16	0	ACCLK	0		Α	СВ	
159	ACADR23	0	ACFRAME#	I/O		Α	8mA	
160	ACADR15	0	ACIRDY#	I/O(PU)		Α	8mA	1
161	ACADR24	0	ACAD17	I/O		Α	8mA	
162	ACADR12	0	ACC/BE2#	I/O		Α	8mA	
163	ACADR25	0	ACAD19	I/O		Α	8mA	
164	ACADR7	0	ACAD18	I/O		Α	8mA	
165	ACADR6	0	ACAD20	I/O		Α	8mA	
166	VCC_SLOTA	DC	VCC_SLOTA	DC		Α	_	
167	ACADR5	0	ACAD21	I/O		Α	8mA	
168	ARESET	O(TS)	ACRST#	O(TS)		Α	4mA	
169	ACADR4	0	ACAD22	I/O		Α	8mA	
170	AWAIT#	I(PU)	ACSERR#	I(PU)		Α	_	
171	ACADR3	O	ACAD23	I/O		Α	8mA	
172	ACADR2	0	ACAD24	I/O		Α	8mA	
173	AREG#	0	ACC/BE3#	I/O		Α	8mA	
174	GND	DC	GND	DC		G	_	
175	ACADR1	0	ACAD25	I/O		Α	8mA	
176	ABVD2/ ASPKR#	I(PU)	ACAUDIO	I(PU)		Α	_	
177	ACADR0	0	ACAD26	I/O		Α	8mA	
178	ACDATA0	I/O	ACAD27	I/O		Α	8mA	
179	ACDATA8	I/O	ACAD28	I/O		Α	8mA	
180	ACDATA1	I/O	ACAD29	I/O		Α	8mA	
181	ACDATA9	I/O	ACAD30	I/O		Α	8mA	
182	ACDATA2	I/O	_	_		Α	8mA	
183	ACDATA10	I/O	ACAD31	I/O		Α	8mA	
184	AWP/ AIOIS16#	I	ACCLKRUN#	I/O(PU)		Α	8mA	1
185	VCC_CORE	DC	VCC_CORE	DC		С	_	
186	BCE1#	0	BCC/BE0#	I/O		В	8mA	
187	BCE2#	0	BCAD10	I/O		В	8mA	
188	BOE#	0	BCAD11	I/O		В	8mA	
189	BIORD#	0	BCAD13	I/O		В	8mA	Ĺ
190	BIOWR#	0	BCAD15	I/O		В	8mA	

	16-bit Card Interf	ace	CardBus Card I	nterface	Pin	Characteri	stics	
Pin No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	Pwr Rail	Drive	Note
191	BCADR13	0	BCPAR	I/O		В	8mA	
192	BCADR14	0	BCPERR#	I/O(PU)		В	8mA	1
193	GND	DC	GND	DC		G	_	
194	BWE#	0	BCGNT#	0		В	8mA	
195	BRDY/ BIREQ#	I(PU)	BCINT#	I(PU)		В	_	
196	BCADR21	0	BCDEVSEL#	I/O(PU)		В	8mA	1
197	BCADR22	0	BCTRDY#	I/O(PU)		В	8mA	1
198	BRESET	O(TS)	BCRST#	O(TS)		В	4mA	
199	BWAIT#	I(PU)	BCSERR#	I(PU)		В	_	
200	BCADR3	0	BCAD23	I/O		В	8mA	
201	VCC_SLOTB	DC	VCC_SLOTB	DC		В	_	
202	BCADR2	0	BCAD24	I/O		В	8mA	
203	BCADR1	0	BCAD25	I/O		В	8mA	
204	BREG#	0	BCC/BE3#	I/O		В	8mA	
205	BBVD2/ BSPKR#	I(PU)	BCAUDIO	I(PU)		В	_	
206	BCADR0	0	BCAD26	I/O		В	8mA	
207	BWP/ BIOIS16#	I	BCCLKRUN#	I/O(PU)		В	8mA	1
208	GND	DC	GND	DC		G	_	
209	BCDATA3	I/O	BCAD0	I/O		В	8mA	
210	BCADR8	0	BCC/BE1#	I/O		В	8mA	
211	BCADR9	0	BCAD14	I/O		В	8mA	
212	BCDATA13	I/O	BCAD6	I/O		В	8mA	
213	BCADR10	0	BCAD9	I/O		В	8mA	
214	BCDATA4	I/O	BCAD1	I/O		В	8mA	
215	BCADR11	0	BCAD12	I/O		В	8mA	
216	BCADR19	0	_	I/O(PU)		В	8mA	1

Pin Type

I: Input Pin, O: Output Pin, I/O: Input Output Pin,

I(PU): Input Pin with Internal Pullup Resistor, I(PD): Input Pin with Internal Pulldown Resistor,

I/O(PU): Input Output Pin with Internal Pullup Resistor,

I/O(PD): Input Output Pin with Internal Pulldown Resistor,

I/O(OD): Input Open Drain Output Pin

O(TS): Three State Output Pin, O(OD): Open Drain Output Pin

Power Rail

P: VCC_PCI, C: VCC_CORE, A: VCC_SLOTA,

B: VCC_SLOTB, AUX: VCC_AUX

Drive

PCI: PCI2.2 Compliant,

CB: PCMCIA CardBus PC Card Compliant

Note

1: Pull up is attached when PC Card Interface is configured as a CardBus Interface Mode.

2: Pull up or Pull down is configured according to the type of a card inserted.

3.2.3 277pin CSP characteristics

Ball	16-bit Card In	terface	CardBus Card	Interface	Pin	Characteristi	cs	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
A7	BCDATA5	I/O	BCAD3	I/O		В	8mA	
D6	BCDATA6	I/O	BCAD5	I/O		В	8mA	
A6	BCDATA7	I/O	BCAD7	I/O		В	8mA	
B7	BCDATA11	I/O	BCAD2	I/O		В	8mA	
E6	BCDATA12	I/O	BCAD4	I/O		В	8mA	
G6	BCADR23	0	BCFRAME#	I/O		В	8mA	
D1	BCADR18	O(TS)	_	_		В	8mA	
E1	BCADR20	0	BCSTOP#	I/O(PU)		В	8mA	1
D4	BCADR17	0	BCAD16	I/O		В	8mA	
G4	BCADR24	0	BCAD17	I/O		В	8mA	
F1	BCADR15	0	BCIRDY#	I/O(PU)		В	8mA	1
F4	BCADR16	O(TS)	BCCLK	O(TS)		В	СВ	
G1	BCADR25	0	BCAD19	I/O		В	8mA	
D5	BCDATA14	I/O	_	_		В	8mA	
G2	BCADR7	0	BCAD18	I/O		В	8mA	
H6	BCADR6	0	BCAD20	I/O		В	8mA	
M5	BCDATA10	I/O	BCAD31	I/O		В	8mA	
H4	BCADR5	0	BCAD21	I/O		В	8mA	
A5	BCDATA15	I/O	BCAD8	I/O		В	8mA	
H1	BCADR4	0	BCAD22	I/O		В	8mA	
G5	BCADR12	0	BCC/BE2#	I/O		В	8mA	
L5	BCDATA0	I/O	BCAD27	I/O		В	8mA	
L2	BCDATA1	I/O	BCAD29	I/O		В	8mA	
M6	BCDATA2	I/O	_	_		В	8mA	
L4	BCDATA8	I/O	BCAD28	I/O		В	8mA	
L1	BCDATA9	I/O	BCAD30	I/O		В	8mA	
J2	BINPACK#	I(PU)	BCREQ#	I(PU)		В	_	
L6	BBVD1/ BSTSCHG#/ BRI#	I(PU)	BCSTSCHG	I(PD)	√	В	_	2
P2	SPKROUT	0	SPKROUT	0	✓	AUX	2mA	
T2	GBRST#	ı	GBRST#	1	✓	AUX	_	
M1	BVPPEN1	0	BVPPEN1	0	✓	AUX	2mA	
N6	BVPPEN0	0	BVPPEN0	0	✓	AUX	2mA	
N5	BVCC3EN#	0	BVCC3EN#	0	✓	AUX	2mA	
N4	BVCC5EN#	0	BVCC5EN#	0	✓	AUX	2mA	
R1	RI_OUT#/ PME#	O(OD)	RI_OUT#/ PME#	O(OD)	√	AUX	2mA	
F7	BCD1#	I(PU)	BCCD1#	I(PU)		AUX	_	
M2	BCD2#	I(PU)	BCCD2#	I(PU)		AUX	_	

Pall	16-bit Card Int	erface	CardBus Card In	terface	Pin C	haracteristic	s	
Ball No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
В3	BVS1#	I/O	BCVS1	I/O		AUX	0.5mA	
H5	BVS2#	I/O	BCVS2	I/O		AUX	0.5mA	
T1	IRQ3/GPIO0	I/O	IRQ3/GPIO0	I/O	√	AUX	2mA	
U2	IRQ4/GPIO1	I/O	IRQ4/GPIO1	I/O	√	AUX	2mA	
U1	IRQ5/GPIO2	I/O	IRQ5/GPIO2	I/O	√	AUX	2mA	
V1	IRQ7/GPIO3	I/O	IRQ7/GPIO3	I/O	✓	AUX	2mA	
V2	IRQ9/ SRIRQ#	I/O	IRQ9/ SRIRQ#	I/O	✓	AUX	2mA	
W2	IRQ10/LEDA#	O(TS)	IRQ10/LEDA#	O(TS)	✓	AUX	2mA	
V3	IRQ11/LEDB#	O(TS)	IRQ11/LEDB#	O(TS)	✓	AUX	2mA	
W3	IRQ12	O(TS)	IRQ12	O(TS)	✓	AUX	2mA	
T4	IRQ14	O(TS)	IRQ14	O(TS)	✓	AUX	2mA	
V4	IRQ15/ZVENA#	O(TS)	IRQ15/ZVENA#	O(TS)	✓	AUX	2mA	
W4	CLKRUN#	I/O	CLKRUN#	I/O	✓	Р	PCI	
R5	PCIRST#	I	PCIRST#	I	✓	Р	_	
T5	PCICLK	I	PCICLK	I	✓	Р	_	
V5	GNT#	I	GNT#	I	✓	Р	_	
W5	REQ#	O(TS)	REQ#	O(TS)	✓	Р	PCI	
P6	AD31	I/O	AD31	I/O	✓	Р	PCI	
R6	AD30	I/O	AD30	I/O	✓	Р	PCI	
Т6	AD29	I/O	AD29	I/O	✓	Р	PCI	
V6	AD28	I/O	AD28	I/O	✓	Р	PCI	
W6	AD27	I/O	AD27	I/O	✓	Р	PCI	
P7	AD26	I/O	AD26	I/O	✓	Р	PCI	
R7	AD25	I/O	AD25	I/O	✓	Р	PCI	
T7	AD24	I/O	AD24	I/O	✓	Р	PCI	
V7	C/BE3#	I/O	C/BE3#	I/O	✓	Р	PCI	
W7	IDSEL	I	IDSEL	I	✓	Р	_	
R8	AD23	I/O	AD23	I/O	✓	Р	PCI	
T8	AD22	I/O	AD22	I/O	✓	Р	PCI	
V8	AD21	I/O	AD21	I/O	✓	Р	PCI	
W8	AD20	I/O	AD20	I/O	✓	Р	PCI	
R9	AD19	I/O	AD19	I/O	✓	Р	PCI	
Т9	AD18	I/O	AD18	I/O	✓	Р	PCI	
V9	AD17	I/O	AD17	I/O	✓	Р	PCI	
W9	AD16	I/O	AD16	I/O	✓	Р	PCI	
R10	C/BE2#	I/O	C/BE2#	I/O	✓	Р	PCI	
T10	FRAME#	I/O	FRAME#	I/O	✓	Р	PCI	
V10	IRDY#	I/O	IRDY#	I/O	✓	Р	PCI	
W10	TRDY#	I/O	TRDY#	I/O	✓	Р	PCI	
R11	DEVSEL#	I/O	DEVSEL#	I/O	✓	Р	PCI	
T11	STOP#	I/O	STOP#	I/O	✓	Р	PCI	

Ball	16-bit Card Into	erface	CardBus Card I	nterface	Pin	Characteristic	s	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
V11	PERR#	I/O	PERR#	I/O	✓	Р	PCI	
W11	SERR#	O(OD)	SERR#	O(OD)	✓	Р	PCI	
R12	PAR	I/O	PAR	I/O	✓	Р	PCI	
T12	C/BE1#	I/O	C/BE1#	I/O	✓	Р	PCI	
V12	AD15	I/O	AD15	I/O	✓	Р	PCI	
W12	AD14	I/O	AD14	I/O	✓	Р	PCI	
P13	AD13	I/O	AD13	I/O	✓	Р	PCI	
R13	AD12	I/O	AD12	I/O	✓	Р	PCI	
T13	AD11	I/O	AD11	I/O	✓	Р	PCI	
V13	AD10	I/O	AD10	I/O	✓	Р	PCI	
W13	AD9	I/O	AD9	I/O	✓	Р	PCI	
R14	AD8	I/O	AD8	I/O	✓	Р	PCI	
T14	C/BE0#	I/O	C/BE0#	I/O	✓	Р	PCI	
V14	AD7	I/O	AD7	I/O	✓	Р	PCI	
W14	AD6	I/O	AD6	I/O	✓	Р	PCI	
T15	AD5	I/O	AD5	I/O	✓	Р	PCI	
V15	AD4	I/O	AD4	I/O	✓	Р	PCI	
W15	AD3	I/O	AD3	I/O	✓	Р	PCI	
V16	AD2	I/O	AD2	I/O	✓	Р	PCI	
W16	AD1	I/O	AD1	I/O	✓	Р	PCI	
V17	AD0	I/O	AD0	I/O	✓	Р	PCI	
W17	INTA#	O(OD)	INTA#	O(OD)	✓	Р	PCI	
W18	INTB#	O(OD)	INTB#	O(OD)	✓	Р	PCI	
R4	HWSUSP#/ SPKOUT	I/O	HWSUSP#/ SPKOUT	I/O	✓	AUX	2mA	
P4	AVPPEN1	0	AVPPEN1	0	✓	AUX	2mA	
P5	AVPPEN0	0	AVPPEN0	0	✓	AUX	2mA	
N1	AVCC3EN#	0	AVCC3EN#	0	✓	AUX	2mA	
N2	AVCC5EN#	0	AVCC5EN#	0	✓	AUX	2mA	
U19	ACD1#	I(PU)	ACCD1#	I(PU)		AUX	_	
A18	ACD2#	I(PU)	ACCD2#	I(PU)		AUX	_	
N15	AVS1#	I/O	ACVS1	I/O		AUX	0.5mA	
H16	AVS2#	I/O	ACVS2	I/O		AUX	0.5mA	
E18	ABVD1/ ASTSCHG#/ ARI#	I(PU)	ACSTSCHG	I(PD)	✓	А	_	2
G18	AINPACK#	I(PU)	ACREQ#	I(PU)		Α	_	
U18	ACDATA3	I/O	ACAD0	I/O		Α	8mA	
T18	ACDATA11	I/O	ACAD2	I/O		Α	8mA	
T16	ACDATA4	I/O	ACAD1	I/O		Α	8mA	
R15	ACDATA12	I/O	ACAD4	I/O		Α	8mA	
T19	ACDATA5	I/O	ACAD3	I/O		Α	8mA	

D-II	16-bit Card Inte	erface	CardBus Card	nterface	Pin (Characterist	ics	
Ball No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
R18	ACDATA13	I/O	ACAD6	I/O		Α	8mA	
R16	ACDATA6	I/O	ACAD5	I/O		Α	8mA	
P14	ACDATA14	I/O	_	_		Α	8mA	
R19	ACDATA7	I/O	ACAD7	I/O		Α	8mA	
P16	ACDATA15	I/O	ACAD8	I/O		Α	8mA	
P15	ACE1#	0	ACC/BE0#	I/O		Α	8mA	
P19	ACE2#	0	ACAD10	I/O		Α	8mA	
P18	ACADR10	0	ACAD9	I/O		Α	8mA	
N14	AOE#	0	ACAD11	I/O		Α	8mA	
N18	AIORD#	0	ACAD13	I/O		Α	8mA	
N16	ACADR11	0	ACAD12	I/O		Α	8mA	
M14	AIOWR#	0	ACAD15	I/O		Α	8mA	
N19	ACADR9	0	ACAD14	I/O		Α	8mA	
M16	ACADR17	0	ACAD16	I/O		Α	8mA	
M15	ACADR8	0	ACC/BE1#	I/O		Α	8mA	
M19	ACADR18	O(TS)	_	_		Α	8mA	
M18	ACADR13	0	ACPAR	I/O		Α	8mA	
L15	ACADR19	0	_	I/O(PU)		Α	8mA	1
L14	ACADR14	0	ACPERR#	I/O(PU)		Α	8mA	1
L18	ACADR20	0	ACSTOP#	I/O(PU)		Α	8mA	1
L16	AWE#	0	ACGNT#	0		Α	8mA	
K15	ACADR21	0	ACDEVSEL#	I/O(PU)		Α	8mA	1
L19	ARDY/ AIREQ#	I(PU)	ACINT#	I(PU)		Α	_	
K18	ACADR22	0	ACTRDY#	I/O(PU)		Α	8mA	1
K16	ACADR16	O(TS)	ACCLK	O(TS)		Α	СВ	
J15	ACADR23	0	ACFRAME#	I/O		Α	8mA	
K19	ACADR15	0	ACIRDY#	I/O(PU)		Α	8mA	1
J18	ACADR24	0	ACAD17	I/O		Α	8mA	
J16	ACADR12	0	ACC/BE2#	I/O		Α	8mA	
H14	ACADR25	0	ACAD19	I/O		Α	8mA	
J19	ACADR7	0	ACAD18	I/O		Α	8mA	
H15	ACADR6	0	ACAD20	I/O		Α	8mA	
H18	ACADR5	0	ACAD21	I/O		Α	8mA	
H19	ARESET	O(TS)	ACRST#	O(TS)		Α	4mA	
G14	ACADR4	0	ACAD22	I/O		Α	8mA	
G15	AWAIT#	I(PU)	ACSERR#	I(PU)		Α	_	
G16	ACADR3	0	ACAD23	I/O		Α	8mA	
G19	ACADR2	0	ACAD24	I/O		Α	8mA	
F15	AREG#	0	ACC/BE3#	I/O		Α	8mA	
F16	ACADR1	0	ACAD25	I/O		Α	8mA	

Ball	16-bit Card Int	terface	CardBus Card	Interface	Pin	Characterist	ics	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
F18	ABVD2/ ASPKR#/	I(PU)	ACAUDIO	I(PU)		Α	_	
F19	ACADR0	0	ACAD26	I/O		Α	8mA	
E19	ACDATA0	I/O	ACAD27	I/O		Α	8mA	
D18	ACDATA8	I/O	ACAD28	I/O		Α	8mA	
D19	ACDATA1	I/O	ACAD29	I/O		Α	8mA	
C18	ACDATA9	I/O	ACAD30	I/O		Α	8mA	
C19	ACDATA2	I/O	_	_		Α	8mA	
B18	ACDATA10	I/O	ACAD31	I/O		Α	8mA	
B19	AWP/ AIOIS16#	1	ACCLKRUN#	I/O(PU)		Α	8mA	1
B5	BCE1#	0	BCC/BE0#	I/O		В	8mA	
A4	BCE2#	0	BCAD10	I/O		В	8mA	
A3	BOE#	0	BCAD11	I/O		В	8mA	
B2	BIORD#	0	BCAD13	I/O		В	8mA	
C2	BIOWR#	0	BCAD15	I/O		В	8mA	
D2	BCADR13	0	BCPAR	I/O		В	8mA	
E5	BCADR14	0	BCPERR#	I/O(PU)		В	8mA	1
E2	BWE#	0	BCGNT#	0		В	8mA	
F6	BRDY/ BIREQ#	I(PU)	BCINT#	I(PU)		В	_	
F5	BCADR21	0	BCDEVSEL#	I/O(PU)		В	8mA	1
F2	BCADR22	0	BCTRDY#	I/O(PU)		В	8mA	1
H2	BRESET	O(TS)	BCRST#	O(TS)		В	4mA	
J5	BWAIT#	I(PU)	BCSERR#	I(PU)		В	_	
J4	BCADR3	0	BCAD23	I/O		В	8mA	
J1	BCADR2	0	BCAD24	I/O		В	8mA	
K4	BCADR1	0	BCAD25	I/O		В	8mA	
K5	BREG#	0	BCC/BE3#	I/O		В	8mA	
K2	BBVD2/ BSPKR#/	I(PU)	BCAUDIO	I(PU)		В	_	
K1	BCADR0	0	BCAD26	I/O		В	8mA	
M4	BWP/ BIOIS16#	I	BCCLKRUN#	I/O(PU)		В	8mA	1
E7	BCDATA3	I/O	BCAD0	I/O		В	8mA	
C1	BCADR8	0	BCC/BE1#	I/O		В	8mA	
B1	BCADR9	0	BCAD14	I/O		В	8mA	
B6	BCDATA13	I/O	BCAD6	I/O		В	8mA	
B4	BCADR10	0	BCAD9	I/O		В	8mA	
D7	BCDATA4	I/O	BCAD1	I/O		В	8mA	
A2	BCADR11	0	BCAD12	I/O		В	8mA	
E4	BCADR19	0	_	I/O(PU)		В	8mA	1

277pinCSP

Ball No.	Pin Name	Note
J14,K14	VCC_SLOTA	
J6,K6	VCC_SLOTB	
H8,M8,H12,M12	VCC_CORE	
P8,P9,P10,P11	VCC_PCI	
F10,P12	VCC_AUX	
J8,K8,L8,H9,J9,K9,L9,M9, H10,J10,K10,L10,M10, H11,J11,K11,L11,M11 J12,K12,L12	GND	
A8,B8,D8,E8,F8, A9,B9,D9,E9,F9, A10,B10,D10,E10, A11,B11,D11,E11,F11, A12,B12,D12,E12,F12, A13,B13,D13,E13,F13, A14,B14,D14,E14,F14, A15,B15,D15,E15, A16,B16,D16,E16, A17,B17,P1,R2, V18,V19	NC	

Pin Type

I: Input Pin, O: Output Pin, I/O: Input Output Pin, I(PU): Input Pin with Internal Pullup Resistor, I(PD): Input Pin with Internal Pulldown Resistor, I/O(PU): Input Output Pin with Internal Pullup Resistor, I/O(PD): Input Output Pin with Internal Pulldown Resistor, O(TS): Three State Output Pin, O(OD): Open Drain Output Pin

Power Rail

P: VCC_PCI, B: VCC_SLOTB, C: VCC_CORE, AUX: VCC_AUX A: VCC_SLOTA, Z: VCC_ZV

Drive

PCI: PCI2.2 Compliant, CB: PCMCIA CardBus PC Card Compliant

Note

- Pullup is attached when PC Card Interface is configured as a CardBus Interface Mode.
- Pullup is attached when PC Card Interface is configured as a CardBus in
 Pullup or Pulldown is configured according to the type of a card inserted.

3.2.4 220pin CSP characteristics

Ball	16-bit Card In	terface	CardBus Card	Interface	Pin	Characteristi	cs	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
C18	BCDATA5	I/O	BCAD3	I/O		В	8mA	
B19	BCDATA6	I/O	BCAD5	I/O		В	8mA	
B18	BCDATA7	I/O	BCAD7	I/O		В	8mA	
A18	BCDATA11	I/O	BCAD2	I/O		В	8mA	
B17	BCDATA12	I/O	BCAD4	I/O		В	8mA	
A17	BCADR23	0	BCFRAME#	I/O		В	8mA	
B16	BCADR18	O(TS)	_	_		В	8mA	
D14	BCADR20	0	BCSTOP#	I/O(PU)		В	8mA	1
E13	BCADR17	0	BCAD16	I/O		В	8mA	
B15	BCADR24	0	BCAD17	I/O		В	8mA	
A15	BCADR15	0	BCIRDY#	I/O(PU)		В	8mA	1
A14	BCADR16	O(TS)	BCCLK	O(TS)		В	СВ	
B14	BCADR25	0	BCAD19	I/O		В	8mA	
D13	BCDATA14	I/O	_	_		В	8mA	
E12	BCADR7	0	BCAD18	I/O		В	8mA	
B13	BCADR6	0	BCAD20	I/O		В	8mA	
A13	BCDATA10	I/O	BCAD31	I/O		В	8mA	
D12	BCADR5	0	BCAD21	I/O		В	8mA	
E11	BCDATA15	I/O	BCAD8	I/O		В	8mA	
B12	BCADR4	0	BCAD22	I/O		В	8mA	
A12	BCADR12	0	BCC/BE2#	I/O		В	8mA	
D11	BCDATA0	I/O	BCAD27	I/O		В	8mA	
E10	BCDATA1	I/O	BCAD29	I/O		В	8mA	
B11	BCDATA2	I/O	_	_		В	8mA	
A11	BCDATA8	I/O	BCAD28	I/O		В	8mA	
D10	BCDATA9	I/O	BCAD30	I/O		В	8mA	
E9	BINPACK#	I(PU)	BCREQ#	I(PU)		В	_	
B10	BBVD1/ BSTSCHG#/ BRI#	I(PU)	BCSTSCHG	I(PD)	√	В	_	2
D9	SPKROUT	0	SPKROUT	0	✓	AUX	2mA	
B9	GBRST#	1	GBRST#	1	✓	AUX	_	
A9	BVPPEN1	0	BVPPEN1	0	✓	AUX	2mA	
E8	BVPPEN0	0	BVPPEN0	0	✓	AUX	2mA	
D8	BVCC3EN#	0	BVCC3EN#	0	✓	AUX	2mA	
B8	BVCC5EN#	0	BVCC5EN#	0	✓	AUX	2mA	
A7	RI_OUT#/ PME#	O(OD)	RI_OUT#/ PME#	O(OD)	√	AUX	2mA	
E7	BCD1#	I(PU)	BCCD1#	I(PU)		AUX	_	

Dell.	16-bit Card Into	erface	CardBus Card Int	erface	Pin C	haracteristic	s	
Ball No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
В7	BCD2#	I(PU)	BCCD2#	I(PU)		AUX	_	
D7	BVS1#	I/O	BCVS1	I/O		AUX	0.5mA	
D6	BVS2#	I/O	BCVS2	I/O		AUX	0.5mA	
A6	IRQ3/GPI00	I/O	IRQ3/GPIO0	I/O	✓	AUX	2mA	
В6	IRQ4/GPIO1	I/O	IRQ4/GPIO1	I/O	✓	AUX	2mA	
A5	IRQ5/GPIO2	I/O	IRQ5/GPIO2	I/O	✓	AUX	2mA	
B5	IRQ7/GPIO3	I/O	IRQ7/GPIO3	I/O	✓	AUX	2mA	
A4	IRQ9/ SRIRQ#	I/O	IRQ9/ SRIRQ#	I/O	✓	AUX	2mA	
B4	IRQ10/LEDA#	O(TS)	IRQ10/LEDA#	O(TS)	✓	AUX	2mA	
A3	IRQ11/LEDB#	O(TS)	IRQ11/LEDB#	O(TS)	✓	AUX	2mA	
В3	IRQ12	O(TS)	IRQ12	O(TS)	✓	AUX	2mA	
A2	IRQ14	O(TS)	IRQ14	O(TS)	✓	AUX	2mA	
B2	IRQ15/ZVENA#	O(TS)	IRQ15/ZVENA#	O(TS)	✓	AUX	2mA	
B1	CLKRUN#	I/O	CLKRUN#	I/O	✓	Р	PCI	
D5	PCIRST#	1	PCIRST#	I	✓	Р	_	
C1	PCICLK	1	PCICLK	I	✓	Р	_	
C2	GNT#	1	GNT#	I	✓	Р	_	
D1	REQ#	O(TS)	REQ#	O(TS)	✓	Р	PCI	
D2	AD31	I/O	AD31	I/O	✓	Р	PCI	
D4	AD30	I/O	AD30	I/O	✓	Р	PCI	
E1	AD29	I/O	AD29	I/O	✓	Р	PCI	
E2	AD28	I/O	AD28	I/O	✓	Р	PCI	
E4	AD27	I/O	AD27	I/O	✓	Р	PCI	
F2	AD26	I/O	AD26	I/O	✓	Р	PCI	
F4	AD25	I/O	AD25	I/O	✓	Р	PCI	
G1	AD24	I/O	AD24	I/O	✓	Р	PCI	
G4	C/BE3#	I/O	C/BE3#	I/O	✓	Р	PCI	
G2	IDSEL	1	IDSEL	I	✓	Р	_	
H1	AD23	I/O	AD23	I/O	✓	Р	PCI	
H4	AD22	I/O	AD22	I/O	✓	Р	PCI	
H5	AD21	I/O	AD21	I/O	✓	Р	PCI	
H2	AD20	I/O	AD20	I/O	✓	Р	PCI	
J1	AD19	I/O	AD19	I/O	✓	Р	PCI	
J4	AD18	I/O	AD18	I/O	✓	Р	PCI	
J5	AD17	I/O	AD17	I/O	✓	Р	PCI	
J2	AD16	I/O	AD16	I/O	✓	Р	PCI	
K4	C/BE2#	I/O	C/BE2#	I/O	✓	Р	PCI	
K5	FRAME#	I/O	FRAME#	I/O	✓	Р	PCI	
K2	IRDY#	I/O	IRDY#	I/O	✓	Р	PCI	
L1	TRDY#	I/O	TRDY#	I/O	✓	Р	PCI	

Ball	16-bit Card Inte	erface	CardBus Card Ir	iterface	Pin	Characteristics	s	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
L4	DEVSEL#	I/O	DEVSEL#	I/O	✓	Р	PCI	
L5	STOP#	I/O	STOP#	I/O	✓	Р	PCI	
L2	PERR#	I/O	PERR#	I/O	✓	Р	PCI	
M1	SERR#	O(OD)	SERR#	O(OD)	✓	Р	PCI	
M4	PAR	I/O	PAR	I/O	✓	Р	PCI	
N1	C/BE1#	I/O	C/BE1#	I/O	✓	Р	PCI	
M2	AD15	I/O	AD15	I/O	✓	Р	PCI	
M5	AD14	I/O	AD14	I/O	✓	Р	PCI	
P1	AD13	I/O	AD13	I/O	✓	Р	PCI	
N2	AD12	I/O	AD12	I/O	✓	Р	PCI	
N4	AD11	I/O	AD11	I/O	✓	Р	PCI	
N5	AD10	I/O	AD10	I/O	✓	Р	PCI	
P2	AD9	I/O	AD9	I/O	✓	Р	PCI	
T1	AD8	I/O	AD8	I/O	✓	Р	PCI	
P4	C/BE0#	I/O	C/BE0#	I/O	✓	Р	PCI	
R2	AD7	I/O	AD7	I/O	✓	Р	PCI	
R4	AD6	I/O	AD6	I/O	✓	Р	PCI	
U1	AD5	I/O	AD5	I/O	✓	Р	PCI	
T2	AD4	I/O	AD4	I/O	✓	Р	PCI	
U2	AD3	I/O	AD3	I/O	✓	Р	PCI	
V1	AD2	I/O	AD2	I/O	✓	Р	PCI	
V2	AD1	I/O	AD1	I/O	✓	Р	PCI	
W2	AD0	I/O	AD0	I/O	✓	Р	PCI	
V3	INTA#	O(OD)	INTA#	O(OD)	✓	Р	PCI	
W3	INTB#	O(OD)	INTB#	O(OD)	✓	Р	PCI	
V4	HWSUSP#/ SPKOUT	I/O	HWSUSP#/ SPKOUT	I/O	✓	AUX	2mA	
T4	AVPPEN1	0	AVPPEN1	0	✓	AUX	2mA	
T5	AVPPEN0	0	AVPPEN0	0	✓	AUX	2mA	
W4	AVCC3EN#	0	AVCC3EN#	0	✓	AUX	2mA	
V5	AVCC5EN#	0	AVCC5EN#	0	✓	AUX	2mA	
R6	ACD1#	I(PU)	ACCD1#	I(PU)		AUX	_	
Т6	ACD2#	I(PU)	ACCD2#	I(PU)		AUX	_	
V6	SDA	I/O	SDA	I/O	✓	AUX	2mA	
W6	AVS1#	I/O	ACVS1	I/O		AUX	0.5mA	
T7	AVS2#	I/O	ACVS2	I/O		AUX	0.5mA	
R7	SCL	I/O	SCL	I/O	✓	AUX	2mA	
V7	ABVD1/ ASTSCHG#/ ARI#	I(PU)	ACSTSCHG	I(PD)	√	А	_	2

Ball	16-bit Card Int	erface	CardBus Card	Interface	Pin	Characterist	ics	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
W7	AINPACK#	I(PU)	ACREQ#	I(PU)		Α	_	
R8	ACDATA3	I/O	ACAD0	I/O		А	8mA	
Т8	ACDATA11	I/O	ACAD2	I/O		А	8mA	
V8	ACDATA4	I/O	ACAD1	I/O		Α	8mA	
W8	ACDATA12	I/O	ACAD4	I/O		Α	8mA	
R9	ACDATA5	I/O	ACAD3	I/O		Α	8mA	
Т9	ACDATA13	I/O	ACAD6	I/O		A	8mA	
V9	ACDATA6	I/O	ACAD5	I/O		A	8mA	
W9	ACDATA14	I/O	_			A	8mA	
R10	ACDATA7	I/O	ACAD7	I/O		Α	8mA	
T10	ACDATA15	I/O	ACAD8	I/O		Α	8mA	
V10	ACE1#	0	ACC/BE0#	I/O		Α	8mA	
W10	ACE2#	0	ACAD10	I/O		Α	8mA	
R11	ACADR10	0	ACAD9	I/O		Α	8mA	
T11	AOE#	0	ACAD11	I/O		Α	8mA	
V11	AIORD#	0	ACAD13	I/O		Α	8mA	
W11	ACADR11	0	ACAD12	I/O		Α	8mA	
R12	AIOWR#	0	ACAD15	I/O		Α	8mA	
V12	ACADR9	0	ACAD14	I/O		Α	8mA	
T12	ACADR17	0	ACAD16	I/O		Α	8mA	
W13	ACADR8	0	ACC/BE1#	I/O		Α	8mA	
R13	ACADR18	O(TS)	_	_		Α	8mA	
V13	ACADR13	0	ACPAR	I/O		Α	8mA	
T13	ACADR19	0	_	I/O(PU)		Α	8mA	1
W14	ACADR14	0	ACPERR#	I/O(PU)		Α	8mA	1
T14	ACADR20	0	ACSTOP#	I/O(PU)		Α	8mA	1
V14	AWE#	0	ACGNT#	0		Α	8mA	
W15	ACADR21	0	ACDEVSEL#	I/O(PU)		Α	8mA	1
V15	ARDY/ AIREQ#	I(PU)	ACINT#	I(PU)		Α	_	
W16	ACADR22	0	ACTRDY#	I/O(PU)		Α	8mA	1
W17	ACADR16	O(TS)	ACCLK	O(TS)		Α	СВ	
V16	ACADR23	0	ACFRAME#	I/O		Α	8mA	
T16	ACADR15	0	ACIRDY#	I/O(PU)		Α	8mA	1
V17	ACADR24	0	ACAD17	I/O		Α	8mA	
V18	ACADR12	0	ACC/BE2#	I/O		Α	8mA	
W18	ACADR25	0	ACAD19	I/O		Α	8mA	
V19	ACADR7	0	ACAD18	I/O		Α	8mA	
U18	ACADR6	0	ACAD20	I/O		Α	8mA	

Ball	16-bit Card Inte	erface	CardBus Card	Interface	Pin	Characterist	ics	
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
T15	ACADR5	0	ACAD21	I/O		Α	8mA	
T18	ARESET	O(TS)	ACRST#	O(TS)		Α	4mA	
T19	ACADR4	0	ACAD22	I/O		Α	8mA	
R16	AWAIT#	I(PU)	ACSERR#	I(PU)		Α	_	
R18	ACADR3	0	ACAD23	I/O		Α	8mA	
R19	ACADR2	0	ACAD24	I/O		Α	8mA	
P15	AREG#	0	ACC/BE3#	I/O		Α	8mA	
P16	ACADR1	0	ACAD25	I/O		Α	8mA	
P18	ABVD2/ ASPKR#/	I(PU)	ACAUDIO	I(PU)		А	_	
P19	ACADR0	0	ACAD26	I/O		Α	8mA	
N15	ACDATA0	I/O	ACAD27	I/O		Α	8mA	
N16	ACDATA8	I/O	ACAD28	I/O		Α	8mA	
N18	ACDATA1	I/O	ACAD29	I/O		Α	8mA	
N19	ACDATA9	I/O	ACAD30	I/O		Α	8mA	
M16	ACDATA2	I/O	_	_		Α	8mA	
M15	ACDATA10	I/O	ACAD31	I/O		Α	8mA	
M18	AWP/ AIOIS16#	I	ACCLKRUN#	I/O(PU)		Α	8mA	1
L15	BCE1#	0	BCC/BE0#	I/O		В	8mA	
L16	BCE2#	0	BCAD10	I/O		В	8mA	
L18	BOE#	0	BCAD11	I/O		В	8mA	
L19	BIORD#	0	BCAD13	I/O		В	8mA	
K15	BIOWR#	0	BCAD15	I/O		В	8mA	
K16	BCADR13	0	BCPAR	I/O		В	8mA	
K18	BCADR14	0	BCPERR#	I/O(PU)		В	8mA	1
K19	BWE#	0	BCGNT#	0		В	8mA	
J15	BRDY/ BIREQ#	I(PU)	BCINT#	I(PU)		В	_	
J16	BCADR21	0	BCDEVSEL#	I/O(PU)		В	8mA	1
J18	BCADR22	0	BCTRDY#	I/O(PU)		В	8mA	1
J19	BRESET	O(TS)	BCRST#	O(TS)		В	4mA	
H15	BWAIT#	I(PU)	BCSERR#	I(PU)		В	_	
H18	BCADR3	0	BCAD23	I/O		В	8mA	
H16	BCADR2	0	BCAD24	I/O		В	8mA	
G19	BCADR1	0	BCAD25	I/O		В	8mA	
G18	BREG#	0	BCC/BE3#	I/O		В	8mA	
G15	BBVD2/ BSPKR#/	I(PU)	BCAUDIO	I(PU)		В	_	
G16	BCADR0	0	BCAD26	I/O		В	8mA	
F19	BWP/ BIOIS16#	I	BCCLKRUN#	I/O(PU)		В	8mA	1

Ball	16-bit Card Interface		CardBus Card Interface		Pin Characteristics			Note
No.	Pin Name	Dir	Pin Name	Dir	5V Tolerant	PwrRail	Drive	Note
F18	BCDATA3	I/O	BCAD0	I/O		В	8mA	
F16	BCADR8	0	BCC/BE1#	I/O		В	8mA	
E19	BCADR9	0	BCAD14	I/O		В	8mA	
E16	BCDATA13	I/O	BCAD6	I/O		В	8mA	
E18	BCADR10	0	BCAD9	I/O		В	8mA	
D19	BCDATA4	I/O	BCAD1	I/O		В	8mA	
D18	BCADR11	0	BCAD12	I/O		В	8mA	
C19	BCADR19	0	_	I/O(PU)		В	8mA	1

220pinCSP

piriodi		
Ball No.	Pin Name	Note
W12,U19	VCC_SLOTA	
A16,H19	VCC_SLOTB	
A10,M19	VCC_CORE	
F1,K1,R1	VCC_PCI	
A8,W5	VCC_AUX	
E5,E6,E14, E15,F5,F15, G5,P5,R5 R14,R15	GND	
D15,D16	NC	

Pin Type
I: Input Pin, O: Output Pin, I/O: Input Output Pin, I(PU): Input Pin with Internal Pullup Resistor, I(PD): Input Pin with Internal Pulldown Resistor, I/O(PU): Input Output Pin with Internal Pullup Resistor, I/O(PD): Input Output Pin with Internal Pulldown Resistor, O(TS): Three State Output Pin, O(OD): Open Drain Output Pin

Power Rail

P: VCC_PCI,
B: VCC_SLOTB, C: VCC_CORE, AUX: VCC_AUX A: VCC_SLOTA,

Drive

PCI: PCI2.2 Compliant,
CB: PCMCIA CardBus PC Card Compliant

Note

Pullup is attached when PC Card Interface is configured as a CardBus Interface Mode.
 Pullup or Pulldown is configured according to the type of a card inserted.

3.3 Pin Functions Outline & Description

In this chapter, the detailed signal pins in the R5C476II are explained. Every signal is divided according to their relational interface.

Card Interface signal pin is multi–functional pin. Card Interface mode is configured automatically by the card insertion; CardBus card or 16-bit card. And the pin function is redefined again.

mark means the signal is on either active or asserted when the signal is low-level. Otherwise, no-mark means the signal is asserted when the signal is high-level.

The following the notations are used to describe the signal type.

IN Input Pin
OUT Output Pin

OUT(TS) Three State Output Pin
OUT(OD) Open Drain Output Pin
I/O Input Output Pin

I/O(OD) Input Output Pin (Output is Open Drain)

s/h/z Sustained Tri-State is an active low tri-state signal owned and driven by one and only one agent

at a time. The agent that drives a s/h/z pin low must drive it high for at least one clock before letting it float. A new agent cannot start driving a s/h/z signal any sooner than one clock after the

previous owner tri-state is.

3.4 PCI Local Bus interface

Pin Name	Туре	Description		
PCI Bus Interface Pin Descriptions				
PCICLK	IN	PCI CLOCK: PCICLK provides timing for all transactions on PCI. All other PCI signals are sampled on the rising edge of PCICLK.		
CLKRUN#	I/O(OD)	PCI CLOCK RUN: This signal indicates the status of PCICLK and an open drain output to request the starting or speeding up of PCICLK. This pin complies with Mobile PCI specification. This signal has no meaning for 16bit card. Tie to GND if not used.		
PCIRST#	IN	PCI RESET: This input is used to initialize all registers, sequences and signals of the R5C476II to their rest states. All of the outputs of the R5C476II will be tri-stated during PCIRST is asserted.		
AD[31:0]	I/O	ADDRESS AND DATA: Address and Data are multiplexed on the same PCI pins.		
C/BE[3:0]#	I/O	BUS COMMAND AND BYTE ENABLES: Bus Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of transaction, C/BE[3:0]# define the bus command. During the data phase C/BE[3:0]# are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data.		
PAR	I/O	PARITY: Parity is even parity across AD[31:0] and C/BE[3:0]#. PAR is stable and valid one clock after the address phase. For data phases, PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. The master drives PAR for address and write data phases; the target drives PAR for read data phases.		
FRAME#	I/O s/h/z	CYCLE FRAME: This signal is driven by the current master to indicate the beginning and duration of an access. FRAME# is asserted to indicate a bus transaction is beginning. While FRAME# is asserted, data transfers continue. When FRAME# is deasserted, the transaction is in the final data phase or has complete.		
TRDY#	I/O s/h/z	TARGET READY: This signal indicates the initialing agent's ability to complete the current data phase of the transaction. TRDY# is used in conjunction with IRDY#. A data phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During a read, TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that valid data is present on AD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted both IRDY# and TRDY# are asserted together.		
IRDY#	I/O s/h/z	INITIATOR READY: This signal indicates the initiating agent's ability to complete the current data phase of the transaction. IRDY# is used in conjunction with TRDY#. A data phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During a write, IRDY# indicates that valid data is present on AD[31:0]. During a read, it indicates the target is prepared to accept data. Wait cycles are inserted both IRDY# and TRDY# are asserted together.		
STOP#	I/O s/h/z	STOP: This signal indicates the current target is requesting the master to stop the current transaction.		
IDSEL	IN	INITIALIZATION DEVICE SELECT: This signal is used as a chip select during configuration read and write transactions.		
DEVSEL#	I/O s/h/z	DEVICE SELECT: When actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, DEVSEL# indicates whether any device on the bus has been selected.		
PERR#	I/O s/h/z	PARITY ERROR: This signal is only for the reporting of data parity errors during all PCI transactions except a Special Cycle. The R5C476II drives this output active "low" if it detects a data parity error during a write phase.		
SERR#	OUT(OD)	SYSTEM ERROR: This signal is pure open drain. The R5C476II actively drives this output for a single PCI clock when it detects an address parity error on either the primary bus or the secondary bus.		

3-30 REV.1.4 RIGOH©1999

Pin Name	Туре	Description		
PCI Bus Interface Pin Descriptions (Continued)				
REQ#	OUT(TS)	REQUEST: This signal indicates to the arbiter that the R5C476IIdesires use of the bus. This is a point to point signal.		
GNT#	IN	GRANT: This signal indicates the R5C476IIthat access to the bus has been granted. This is a point to point signal.		
GBRST#	IN	GLOBALRESET: This input is used to initialize registers for control of PME_Context register. This should be asserted only once when system power supply is on.		

3.5 System Interrupt Signals

Pin Name	Туре	Description		
System Interrupt Pin Descriptions				
INTA#	OUT(OD)	PCI INTERRUPT REQUEST A: This signal indicates a programmable interrupt request generated from the card socket A interface. This signal is connected PCI bus INTA# interrupt line.		
INTB#	OUT(OD)	PCI INTERRUPT REQUEST B: This signal indicates a programmable interrupt request generated from the card socket B interface. This signal is connected PCI bus INTB# interrupt line.		
IRQ3/GPI00 IRQ4/GPI01 IRQ5/GPI02 IRQ7/GPI03 IRQ9/SRIRQ# IRQ10/LEDA# IRQ11/LEDB# IRQ12/ LEDOUT	I/O(TS) OUT(TS)	SYSTEM INTERRUPT REQUEST IRQ 3-15: These signals indicate the interrupt requests from one of the cards and are connected to the ISA bus IRQx signal.		
		IRQ9 is enabled to reassign as SPKROUT, IRQ12/LEDOUT, LEDA#, LEDB#, ZVENA# and ZVENB#. When Serial IRQ Enable bit in Misc Control register is set to one, IRQ9 is reassigned as SRIRQ# signal, not enabled to reassign the other signal. IRQ[3,4,5,7,10,11,12,14,15] are also enabled to reassign as their signals. The details refer to the Misc Control 4 register. These are input/output pins determined by user without effect on the controller transaction.		
		On use of Serial EEPROM, IRQ12/IRQ14 work as SCL/SDA signals. These pins are Open Darin. The details for SCL/SDA refer to the Serial EEPROM Interface signals.		
IRQ14 IRQ15/ ZVENA#		*IRQ[3-9] are three-state pin on IRQ.		
RI_OUT#/ PME#	OUT(TS)	RING INDICATE OUTPUT: When 16-bit card is inserted, this signal is assigned as RI_OUT# from a socket's RI# input when Ring Indicate Enable bit in Interrupt and General control register is set to one. When 32bit card is inserted, this signal indicates the inverted state of CSTSCHG signal when WAKEUP Enable bit in Socket Wakeup Control register is set to one.		
		POWER MANAGEMENT EVENT: When PME_En bit in Power Management Control/Status register is set or when Power Status is set to any state mode except D0, this signal is assigned as PME#.		

3.6 16-bit PC Card Interface Signals

Pin Name	Туре	Description		
	16-bit PC Card Interface Pin Descriptions			
ACDATA[15:0] BCDATA[15:0]	I/O	16-bit Card DATA BUS SIGNALS [15:0]: Input buffer is disabled when the card socket power supply is off or card is not inserted.		
ACADR[25:0] BCADR[25:0]	OUT(TS)	16-bit Card ADDRESS BUS SIGNALS [25:0]:		
AIOR# BIOR#	OUT(TS)	16-bit Card I/O READ:		
AIOW# BIOW#	OUT(TS)	16-bit Card I/O WRITE:		
AOE# BOE#	OUT(TS)	16-bit Card OUTPUT ENABLE:		
AWE# BWE#	OUT(TS)	16-bit Card WRITE ENABLE:		
ACE1# BCE1#	OUT(TS)	16-bit Card CARD ENABLE 1:		
ACE2# BCE2#	OUT(TS)	16-bit Card CARD ENABLE 2:		
AREG# BREG#	OUT(TS)	16-bit Card ATTRIBUTE MEMORY SELECT: Memory access is limited to Attribute memory when this signal is "low". During normal access for I/O, this signal is kept "low" and "high" for DMA transfers.		
AREADY/ AIREQ#	IN	16-bit Card READY/BUSY or INTERRUPT REQUEST: This signal has two different functions. READY/BUSY# input on the memory PC card, and IREQ# input on the I/O		
BREADY/ BIREQ#		card.		
AWP/ AIOIS16#	IN	16-bit Card WRITE PROTECT or CARD IS 16-BIT PORT: This signal has two different functions. Write Protect Switch input on the memory PC card, and IOIS16 input on the I/O card.		
BWP/ BIOIS16#		'		
ARESET BRESET	OUT(TS)	16-bit Card CARD RESET:		
AWAIT# BWAIT#	IN	16-bit Card BUS CYCLE WAIT:		
ABVD1/ ASTSCHG#/ ARI#	IN	16-bit Card BATTERY VOLTAGE DETECT 1 or STATUS CHANGE: This signal has three different functions. The battery voltage detect input 1 on the memory PC card, and Card Status Change#/Ring Indicate# input on the I/O card.		
BBVD1/ BSTSCHG#/ BRI#				
ABVD2/ ASPKR#/ ALED	IN	16-bit Card BATTERY VOLTAGE DETECT 2 or DIGITAL AUDIO or LED INPUT: This signal has three different functions. The battery voltage detect input 2 on the memory PC card, and SPEAKER# input or LED input on the I/O card.		
BBVD2/ BSPKR#/ BLED				
AINPACK# BINPACK#	IN	16-bit Card INPUT ACKNOWLEDGE:		
ACD1# BCD1#	IN	16-bit Card CARD DETECT 1: CD[2:1]# pins are used to detect the card insertion. CD[2:1]# pins are used in conjunction with VS[2:1]# to decode card type information.		
ACD2# BCD2#	IN	16-bit Card CARD DETECT 2: CD[2:1]# pins are used to detect the card insertion. CD[2:1]# pins are used in conjunction with VS[2:1]# to decode card type information.		

3-32 REV.1.4 RIGOH©1999

Pin Name	Туре	Description		
	16-bit PC Card Interface Pin Descriptions (Continued)			
AVS1 BVS1	I/O	16-bit Card CARD VOLTAGE CAPABILITY SENSE 1: VS[2:1]# pins are used in conjunction with CD[2:1] to decode card type information.		
AVS2 BVS2	I/O	16-bit Card CARD VOLTAGE CAPABILITY SENSE 2: VS[2:1]# pins are used in conjunction with CD[2:1]# to decode card type information.		

3.7 CardBus PC Card Interface Signals

Pin Name	Туре	Description			
	CardBus PC Card Interface Pin Descriptions				
ACCLK BCCLK	OUT(TS)	CardBus Clock: This signal provides timing for all transactions on the PC Card Standard 95 interface and it is an input to every PC Card Standard 95 device. All other CardBus PC Card signals, except CRST# (upon assertion), CCLKR, CCLKRUN#, CINT#, CSTSCHG, CAUDIO, CCD[2:1]#, and CVS[2:1], are sampled on the rising edge of CCLK, and all timing parameters are defined with respect to this edge.			
ACCLKRUN# BCCLKRUN#	I/O s/h/z	CardBus Clock Run: This signal is used by cards to request starting (or speeding up) clock; CCLK. CCLKRUN# also indicates the clock status. For PC cards, CCLKRUN# is an open drain output and it is also an input. The R5C476IIindicates the clock status of the primary bus to the CardBus card.			
ACRST# BCRST#	OUT(TS)	CardBus Card Reset: This signal is used to bring registers, sequencers and signals in compliance with CardBus Card specific to a consistent state. Anytime CRST# is asserted, all CardBus card output signals will be driven to their begin state.			
ACAD[31:0] BCAD[31:0]	1/0	CardBus Address/Data: These signals are multiplexed on the same CardBus card pins. A bus transaction consists of an address phase followed by one or more data phases. CardBus card supports both read and write bursts. CAD[31:0] contain a physical address (32 bits). For I/O, this is a byte address; for configuration and memory it is a DWORD address. During data phases, CAD[7:0] contains the east significant byte (LSB) and CAD[31:24] contains the most significant byte(MSB). Write data is stable and valid when CIRDY# is asserted and read data is stable and valid when CTRDY# is asserted. Data is transferred during those clocks where both CIRDY# and CTRDY# are asserted.			
ACC/BE[3:0]# BCC/BE[3:0]#	I/O	CardBus Commands/Byte Enables: These signals are multiplexed on the same CardBus card pins. During the address phase of a transaction, CC/BE[3:0]# define the bus command. During the data phase, CC/BE[3:0]# are used as Byte Enables. The Byte Enables are valid for the entire data phase and determine which byte lanes carry meaningful data. CC/BE[0]# applies to byte 0 (LSB) and CC/BE[3]# applies to byte 3 (MSB).			
ACPAR BCPAR	I/O	CardBus Parity: This signal is even parity across CAD[31:0] and CC/BE[3:0]#. Parity generation is required by all CardBus card agents. CPAR is stable and valid clock after either CIRDY# is asserted on a write transaction or CTRDY# is asserted on a read transaction. Once CPAR is valid, it remains valid until one clock after the completion of the current data phase. (CPAR has the same timing as CAD[31:0] but delayed by one clock.) The master drives CPAR for address and write data phases; the target drives CPAR for read data phases.			
ACFRAME# BCFRAME#	I/O s/h/z	CardBus Cycle Frame: This signal is driven by the current master to indicate the beginning and duration of a transaction. CFRAME# is asserted to indicate that a bus transaction is beginning. While CFRAME# is asserted, data transfers continue. When CFRAME# is deasserted, the transaction is in the final data phase.			
ACIRDY# BCIRDY#	I/O s/h/z	CardBus Initiator Ready: This signal indicates the initiating agent's (bus master's) ability to complete the current data phase of the transaction. CIRDY# is used in conjunction with CTRDY#. A data phase is completed on any clock both CIRDY# and CTRDY# are sampled asserted. During a write, CIRDY# indicates that valid data is present on CAD[31:0]. During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until both CIRDY# and CTRDY# are asserted together.			

Pin Name	Type	Description		
CardBus PC Card Interface Pin Descriptions (Continued)				
ACTRDY# BCTRDY#	I/O s/h/z	CardBus Target Ready: This signal indicates the agent's (selected target's) ability to complete the current data phase of the transaction. CTRDY# is used in conjunction with CIRDY#. A data phase is completed on any clock both CTRDY# and CIRDY# are sampled asserted. During a read, CTRDY# indicates that valid data is present on CAD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both CIRDY# and CTRDY# are asserted together.		
ACSTOP# BCSTOP#	I/O s/h/z	CardBus Stop: This signal indicates the current target is requesting the master to stop the current transaction.		
ACDEVSEL# BCDEVSEL#	I/O s/h/z	CardBus Device Select: This signal, when actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, CDEVSEL# indicates whether any device on the bus has been selected.		
ACREQ# BCREQ#	IN	CardBus Request: This signal indicates to the arbiter that this agent desires use of the bus. Every master has its own CREQ#.		
ACGNT# BCGNT#	OUT	CardBus Grant: This signal indicates to the agent that access to the bus has been granted. Every master has its own CGNT#.		
ACPERR# BCPERR#	I/O s/h/z	CardBus Parity Error: This signal is only for the reporting of data parity errors during all CardBus Card transactions except a Special Cycle. An agent cannot report a CPERR# until it has claimed the access by asserting CDEVSEL# and completed a data phase.		
ACSERR# BCSERR#	IN	CardBus System Error: This signal is for reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result could be catastrophic.		
ACINT# BCINT#	IN	CardBus Interrupt Request: This signal is used to request interrupt from CardBus card. It is level sensitive, and asserted low (negative true), using an open drain output driver. The assertion and deassertion of CINT# is asynchronous to CCLK.		
ACSTSCHG BCSTSCHG	IN	CardBus Card Status Change: This signal is an input signal used to alert the system to changes in the READY, WP, or BVD[2:1] conditions of the card. It is also used for the system and/or CardBus card interface Wake up. CSTSCHG is asynchronous to CCLK.		
ACAUDIO BCAUDIO	IN	CardBus Card Audio: This signal is a digital audio input signal from CardBus Card to the system's speaker. CAUDIO has no relationship to CCLK.		
ACCD1# BCCD1#	IN	CardBus Card Detect 1: CCD[2:1]# pins are used to detect the card insertion. CCD[2:1]# pins are used in conjunction with CVS[2:1]# to decode card type information.		
ACCD2# BCCD2#	IN	CardBus Card Detect 2: CCD[2:1]# pins are used to detect the card insertion. CCD[2:1]# pins are used in conjunction with CVS[2:1]# to decode card type information.		
ACVS1 BCVS1	I/O	CardBus Card Voltage Sense 1: CVS[2:1]# pins are used in conjunction with CCD[2:1]# to decode card type information.		
ACVS2 BCVS2	I/O	CardBus Card Voltage Sense 2: CVS[2:1]# pins are used in conjunction with CCD[2:1]# to decode card type information.		

3.8 Socket Power Control Signals

Pin Name	Туре	Description			
		Socket Power Control Signal Descriptions			
AVCC5EN# BVCC5EN#	OUT	VCC 5V ENABLE:			
AVCC3EN# BVCC3EN#	OUT	VCC 3.3V ENABLE:			
AVPPEN0 BVPPEN0	OUT	VPP ENABLE 0: In case of using the Serial EEPROM I/F, the setting of AVPPEN0 and BVPPEN0 is as follows. 208pin 216pin			
		AVPPEN0 Pull-up Pull-down			
		L_BVPPEN01_Pull-down1_Pull-upI In case of not using it, both are set to pull-down independent of the packages.			
AVPPEN1 BVPPEN1	OUT	VPP ENABLE 1:			

3.9 Hardware Suspend /Audio

Pin Name	Туре	Description		
	Audio Pin Descriptions			
HWSPND#/ SPKROUT	I/O	Hardware Suspend: This signal works as HWSPND# input at the default condition. PCIRST# is not accepted as long as HWSPND# is asserted so that VCC_PCI can be powered off. When Serial IRQ mode is set, HWSPND# must be asserted after Serial IRQ mode on the chip-set has been deasserted. When Hardware Suspend mode is off, HWSPND# must be deasserted before Serial IRQ mode is enabled.		
		SPEAKER OUTPUT: When SPKROUT Enabled bit in the Misc Control register is set to one, this signal is assigned as SPKOUT signal, and outputs a digital audio output from SPKR#. This signal is usually required the external Pullup.		

3.10 Serial EEPROM Interface signals

Pin Name	Туре	Description			
	Serial ROM Interface Pin				
SDA	I/O(OD)	Serial Data: This signal works as a Data pin for the Serial EEPROM I/F by setting AVPPEN0 to pull-down, and BVPPEN0 to pull-up. In case of using the Serial EEPROM I/F, this signal needs the external Pullup. In case of not using it (Both AVPPEN0 and BVPPEN0 are pull-down), it is no problem that this pin is open.			
SCL	I/O(OD)	Serial Clock: This signal works as a CLK pin for the Serial EEPROM I/F by setting AVPPEN0 to pull-down, and BBPPEN0 to pull-up. In case of using the Serial EEPROM I/F, this signal needs the external Pullup. In case of not using it (Both AVPPEN0 and BVPPEN0 are pull-down), it is no problem that this pin is open.			

These pins are assigned for the 261pin package, not for the 208pin package. Therefor, IRQ12 and IRQ14 pins on the 208pin package are enabled to work the same as SCI and SDA. The details refer to the Misc Control 4 register.

3.11 Power and GND

Pin Name	Туре	Description
		Power Pin Descriptions
VCC_PCI	PWR	PCI VCC: Power Supply pins for PCI interface signals. This pin can be powered at 3.3V.
VCC_CORE	PWR	CORE VCC: Power Supply pins for the internal core logic. This pin can be powered at either 2.5V or 3.3V.
VCC_SLOTA	PWR	SLOTA VCC: Power Supply for Card socket A. This pin can be powered at either 3.3V or 5V.
VCC_SLOTB	PWR	SLOTB VCC: Power Supply for Card socket B. This pin can be powered at either 3.3V or 5V.
VCC_AUX	PWR	3V VCC: This supply pin is connected to 3.3V. This pin must not be off on the suspend mode because of the power supply for PME# and GBRSTN#.
GND	PWR	GND:

4 FUNCTIONAL DESCRIPTION

4.1 Device Configuration

R5C476II supports PCI-CardBus Bridge Interface functions for PC Card socket with three kind of register spaces. Logically the R5C476II looks to the primary PCI as a separate secondary bus residing in a single device. The socket has its own register spaces as follows.

4.1.1 PCI Configuration Register Space

PCI Configuration registers are used to control the basic operations, as a setting of PCI device and a status control, in the R5C476II. The R5C476II implements a 256 byte configuration space an each socket. The first 64bytes in a socket configuration space adhere to a predefined header format. The remaining 192 bytes of the configuration space is used for a socket control purpose. The R5C476II configuration space is accessible only from the primary PCI bus. No other interfaces respond to configuration cycles.

4.1.2 CardBus (32-bit) Card Control Register Space

CardBus Card Control registers are used to manage status changed events, remote wakeup events and status information about the PC Card in the socket. These registers are used for PC Card-32 as well as PC Card-16. PC Card Control Register Base Address register points to the 4 Kbyte memory mapped I/O space that contains both the PC Card-32 and PC Card-16 Status and Control registers. Socket Status/Control Registers for Card-32 are placed in the lower 2Kbyte of the 4Kbyte and start at offset 000h.

4.1.3 16-bit Card Control Register Space

Socket Status/Control Registers for PC Card-16 are placed in the upper 2Kbyte of the 4Kbyte pointed by the PC Card Control Register Base Address register and start at offset 800h.

4.1.4 16-bit Legacy Port

Legacy mode allows all 16-bit Card Control registers to be accessed through the index/data port at I/O address 3E0/3E2 in order to maintain the backward compatibility with Intel 82365 compatibles like Ricoh RF5C396/366.

4.2 CardBus Card Configuration Mechanism

CardBus Card supports the configuration spaces following the PCI specifications. CardBus Card is also configured by the host. The R5C476II supports functions of changing Type 0 PCI configuration command into Type 1 PCI configuration command and transferring them.

4.3 Address Window and Mapping Mechanism

The R5C476II supports two kinds of PCI-Card Bridge Interface functions and determines if it is CardBus Card or 16-bit Card automatically on inserting a card. Each interface can be set independently.

On CardBus Card interface, the transaction is forwarded by two I/O windows, two memory map I/Os and a prefetchable memory window. CardBus Card address and PCI system address use a flat address in common. So the address range specified by a base register and a limit register is forwarded from PCI to CardBus Card.

And also, the R5C476II supports CardBus Master, so the transfer transaction from CardBus Card interface to PCI interface or to the other card interface is supported. The transaction out of an address range specified by a base register and a limit register is passed to PCI bus.

On 16-bit Card interface, the transaction is transferred by two I/O windows and five memory windows set on 16-bit Card Status Control registers that are compatible with PCIC. The transfer is permitted only from PCI interface to CardBus.

4.3.1 ISA mode

The R5C476II supports the ISA mode. Setting ISA enable bit of Bridge Control register enables ISA mode. This mode applies only to addresses that are enabled by the I/O Base and Limit registers and are also in the first 64K Byte of PCI I/O space. When set, the R5C476II will block forwarding from PCI to CardBus I/O transactions addressing the last 768bytes in each 1K byte block. In the opposite direction (CardBus to PCI) I/O transaction will be forwarded if they address the last 768 bytes in each 1K block.

4.3.2 VGA mode

The R5C476II supports the VGA mode. When the VGA enable bit of Bridge Control register is set, the R5C476II will forward transactions from PCI to CardBus I/F in the following ranges.

Memory address: 0A0000h to 0BFFFFh

I/O address: AD[9:0] = 3B0h to 3BBh, and 3C0h to 3DFh

(inclusive of ISA address aliases - AD[15:10] are not decoded.)


And also, the R5C476II will forward only write transaction to the VGA Palette register in the following ranges.

Palette address: AD[9:0] = 3C6h, 3C8h, and 3C9h

(inclusive of ISA address aliases - AD[15:10] are not decoded.)

4.4 16-bit Card Interface Timing Control

The R5C476II generates the address, data, and command timing necessary to 16-bit Card interface. Each timing is set in a timer granularity of PCI clock as shown below. When 16-bit I/O enhanced Timing or 16-bit Memory Enhanced Timing bit in each socket control register space is cleared, the default timing is selected regardless of the I/O Win 0-1 Enhanced Timing bit or Memory Enhanced Timing bit. Default timing will be selected when the value smaller than the minimum value is set.



Symbol	Parameter	Min	Max	Default	Unit
	I/O Read/ Write				
Tsu	Address Setup Time	2	7	3	PCI Clocks (Typ=30ns)
Tpw	Command Active Time	3	31	6	PCI Clocks (Typ=30ns)
Thl	Address Hold Time	1	7	1	PCI Clocks (Typ=30ns)
	Memory Read/ Write				
Tsu	Address Setup Time	1	7	3 (4) Note 1	PCI Clocks (Typ=30ns)
Tpw	Command Active Time	3	31	6 (8or18) Note 2	PCI Clocks (Typ=30ns)
Thl	Address Hold Time	1	7	1(2) Note1	PCI Clocks (Typ=30ns)

Note1: 4(2)PCI clocks for 3.3v card attribute memory access.

Note2: 8 PCI clocks for 5v card attribute memory access. 18 PCI clocks for 3.3v card attribute memory access.

4.5 PCI Buffers

The R5C476II has data buffers, address buffers, and command buffers between the primary PCI bus and the secondary CardBus in order to maintain the high speed data transferring. An 8-DWORD buffer allows Posting Write Data and Prefetching Read Data from PCI bus to CardBus as well as from CardBus to PCI bus. Posting of write data is permitted when either Memory Write or Memory Write and Invalidate commands are used for transactions that cross the R5C476II in either direction. In other words, writing buffers are not available during the I/O Write and Configuration Write transactions. The R5C476II prefetches data when the transaction uses the Memory Read Line or Memory Read Multiple command.

4.6 Error Support

4.6.1 Parity Error

The R5C476II supports both parity generation and checking in both address and data phases on both the primary PCI bus and the secondary CardBus. The R5C476II asserts SERR# when an address parity error occurs during the bus transaction on either PCI bus or CardBus. When the R5C476II detects a data parity error the bad data and bad parity will be passed on to the opposite interface if possible and PERR# is asserted. This will enable the parity error recovery mechanisms outlined in the PCI Local Bus Specification. If CSERR# is asserted on CardBus interface, the R5C476II forwards a SERR# indication on the CardBus to the primary PCI bus.

4.6.2 Master Abort

When the master abort occurs at the destination, the R5C476II behaves in two ways. One is ISA compatible. (returns all ones during a read. The data will be discarded during a write.) The other way is to assert SERR#.

4.6.3 Target Abort

When the target abort occurs at the opposite side, the R5C476II communicates the error as a target abort to the origination master if possible. But, if can not, the R5C476II will assert SERR# and communicate the error to the system.

4.6.4 CardBus System Error

When CSERR# is asserted on the secondary CardBus interface, the R5C476II always asserts SERR# on the primary PCI interface and communicate the error to the system.


4-4 REV. 1.4 **R**□GO⊞ ©1999

4.7 Interrupts

The R5C476II supports PCI interrupt signals INTA# and INTB# as well as ISA interrupt signals IRQn. INTA# is assigned to socket A, and INTB# is assigned to socket B. Setting IRQ-ISA enable bit of Bridge Control register enables the IRQn routing register for PC Card-16/32. ISA IRQn interface is programmable to either positive edge mode or level mode. On the other hand, PCI interrupt signals are open drain outputs. RI OUT# can be reassigned as an interrupt signal for the purpose of the remote wakeup.

In addition to primary interrupt functions, the R5C476II supports Serialized IRQ. IRQ9 is reassigned as SRIRQ# by setting SRIRQ Enable bit (bit7) on the Misc Control register. SRIRQ# (Serialized IRQ) output is a Wire-OR structure that simply passes the state of one or more device's IRQ to the host controller. The transfer can be initiated either by a device or by the host controller. A transfer, called an IRQSER Cycle, consists of three frame types: one Start Frame, several IRQ/Data Frames, and one Stop frame. The R5C476II can insert the frames of INTA#, INTB#, INTC#, and INTD# (PCI Interrupt signals) following IOCHK# frame if SR_PCIINT_Disable bit is zero in the Misc control register. And also, setting SR_PCI_INT_Select bits (bit4) of Misc Control register enable to assign INTA# to INTC# or INTB# or INTD#. The default is INTA# and INTB#.

The Start Frame timing and the Stop Frame timing are as follows.



- There may be none, one or more Idle states during the Stop Frame.
- The nest IRQSER cycle's Start Frame pulse may or may not start immediately after the turn-around clock of the Stop Frame.

All cycle uses PCICLK as its clock source. There are two modes of operation for the IRQSER Start Frame:Quiet (Active) mode and Continuous (Idle) mode. In Quiet (Active) mode any device can initiate a Start Frame, and in Continuous (Idle) mode only Host Controller can initiate a Start Frame. These modes change on the inside automatically by monitoring the Stop pulse wide in a Stop Frame. On the reset, the default is Continuous (Idle) mode.

IRQSER Sampling Periods				
IRQ/Data Frame	Signal Sampled	# of clocks past Start		
1	IRQ0	2		
2	IRQ1	5		
3	SMI#	8		
4	IRQ3	11		
5	IRQ4	14		
6	IRQ5	17		
7	IRQ6	20		
8	IRQ7	23		
9	IRQ8	26		
10	IRQ9	29		
11	IRQ10	32		
12	IRQ11	35		
13	IRQ12	38		
14	IRQ13	41		
15	IRQ14	44		
16	IRQ15	47		
17	IOCHCK#	50		
18	INTA#	53		
19	INTB#	56		
20	INTC#	59		
21	INTD#	62		
32:22	Unassigned	95		

4.8 Card Type Detection

If once a valid insertion is detected, the socket state machine of the R5C476II starts to interrogate the PC Card to determine if it is a PC Card Standard 95 or 16-bit PC Card. The R5C476II supports VCC values of 5V, 3.3V and combination of them at the socket interface. Card type can be known by reading the Socket Present State register.

				Card Type			
CD2#	CD1#	VS2#	VS1#	Key	Interface	Voltage	
ground	ground	open	open	5V	16bit PC Card	5V	
ground	ground	open	ground	5V	16bit PC Card	5V and 3.3V	
ground	ground	ground	ground	5V	16bit PC Card	5V, 3.3V and X.XV	
ground	ground	open	ground	LV	16bit PC Card	3.3V	
ground	connect to CVS1	open	connect to CCD1#	LV	CardBus PC Card	3.3V	
ground	ground	ground	ground	LV	16bit PC Card	3.3V and X.XV	
connect to CVS2	ground	connect to CCD2#	ground	LV	CardBus PC Card	3.3V and X.XV	
connect to CVS1	ground	ground	connect to CCD2#	LV	CardBus PC Card	3.3V, X.XV and X.XV	
ground	ground	ground	open	LV	16bit PC Card	X.XV	
connect to CVS2	ground	connect to CCD2#	open	LV	CardBus PC Card	X.XV	
ground	connect to CVS2	connect to CCD1#	open	LV	CardBus PC Card	X.XV and Y.YV	
connect to CVS1	ground	open	connect to CCD2#	LV	CardBus PC Card	Y.YV	
ground	connect to CVS1	ground	connect to CCD1#	reserved			
ground	connect to CVS2	connect to CDD1#	ground	reserved			

4.9 Mixed Voltage Operation

The R5C476II has 5 independent power nets. PCI Bus interface can be powered at either 3.3V or 5V. The PC card interface of the R5C476II is independently powered so that one card can be powered at 5V while the other is powered at 3.3V. This mechanism allows R5C476II to maintain the backward compatibility with PCMCIA2.1 compliant cards (R2 card). No external level shifters are required. The PCI Bus interface is powered at 3.3V only. The PCI Bus signals are also enabled to power at 5V, as they are 5V tolerant. The core logic is powered at either 2.5V or 3.3V.

4.10 Reset Event

Anytime GBRST# is asserted, all R5C476II internal state machines are reset and all registers are set to their default values. PCIRST# can also initialize the registers which following exceptions. The default values of each register are described in each register description.

1. These registers are initialized by only GBRST#, not by PCIRST# (PCIRESET Resistant register).

Address	Register Name	Bit
·40h	Subsystem Vendor ID	[15:0]
.42h	Subsystem ID	[15:0]
⋅80h	Bridge Configuration	[15:0]
⋅82h	Misc Control	[15:0]
⋅84h	16-bit Interface Control	[15:0]
.88h	16-bit I/O Timing 0	[15:0]
⋅8Ah	16-bit Memory Timing 0	[15:0]
·A0h	Misc Control 2	[15:0]
·A2h	Misc Control 3	[15:0]
·A4h	Misc Control 4	[31:0]
·C0h	Writable Subsystem Vendor ID	[15:0]
·C2h	Writable Subsystem ID	[15:0]

2. These registers are not initialized by PCIRST# when the power state is D3 and PME Enable bit is set to "1". (PME Context register)

Address	Register Name	Bit
·000h	Socket Event	[3:0]
.004h	Socket Mask	[3:0]
.008h	Socket Present State	[11,10,5,4]
·010h	Socket Control	[6:4]
⋅802h	Power Control	[7:2]
⋅804h	Card Status Change	[3:0]
.805h	Card Status Change Interrupt Configuration	[3:0]
⋅82Fh	Misc Control 1	[0]
·Cap_Ptr+2(DEh)	Power Management Capabilities	[15]
·Cap_Ptr+4(E0h)	Power Management Control/Status	[15, 8]

3. Excepting the above registers (PCIRESET Resistant register, PME_Context register), and DMA Slave Configuration register (90h), all the remaining registers are initialized by the reset generated by the power state transition from D3 to D0 as long as the power state is D3.

4-8 REV. 1.4 **R**[[像]] ©1999

4.11 Power Management

The R5C476II implements two kinds of power management, software suspend mode and hardware suspend mode, in order to reduce the power dissipation on the suspend, in addition to the adoption of circuit to reduce the power consumption when power on. The software suspend mode conforms to the ACPI (Advanced Configuration and Power Interface) specification and the PCI Bus Power Management Standard. The R5C476II, as a PCI device, implements four power states of D0, D1, D2, D3hot, and D3cold. Each power states are the following.

The power management events for the R5C476II and their sources are listed below. When the power state is except D0, the following events are not occurred. Because, the interrupt is disabled and only PME# is enabled to assert.

Event	Source
Card Detect Change	R5C476II
Ready/Busy change	card
Battery Warning	card
Ring Indicate	card
(Card Status Change)	

D0	The maximum powered state. All PCI transactions are acceptable.
D1	Only the PCI Configuration Space access is allowed while the power and clock is provided. CardBus CLK is output.
D2	Only the PCI Configuration Space access is allowed while the power and clock is provided. CardBus CLK is stopped by the protocol of CLKRUN.
D3hot	Only the PCI Configuration Space access is allowed while the power and clock is provided. CardBus CLK is stopped compulsorily. If CardBus card is inserted, CardBus RESET# is asserted at the same time this state is set. When the function is brought back to the D0 state, the reset is automatically performed regardless of the assertion of PCIRST#. PCI interface is disabled when reset. CardBus interface is reset by the assertion of CRST# on CardBus card or RESET on 16bit card.
D3cold	PCI-CardBus Bridge defines D3cold state is to change from Vcc to the auxiliary power source. The R5C476II supports power management events from D3cold with the auxiliary power source. The R5C476II can generate PME# even in D3cold state without PCI clock if the event source is Card Detect Change or Ring Indicate.

In the software suspend mode, when the card is inserted, the interface signals on sockets are kept to the following levels.

CardBus: CCLK=low, CPAR=low, CAD=high or low, CCBE#=high or low, CRST#=low,

CGNT#=high

16-bit : CDATA=hi-z, CADR=low

In addition to the Operating system-directed power management like ACPI, the R5C476II supports CLKRUN# and CCLKRUN# protocol and it results in a clock stopped and a slow clock. Therefore, it is possible to reduce the power consumption. The state of the card interface signals is the same as the software suspend mode. The hardware suspend mode is enabled if HWSPND# is asserted. Once HWSPND# is asserted, all PCI bus interface signals are disabled, and VCC_PCI can be powered off. PCIRST# is not accepted as long as HWSPND# is asserted low.


4.12 GPIO


IRQ3, 4, 5 and 7 pins work as GPIO (General Purpose I/O) pin when SRIRQ# is asserted. User can change each GPIO pin to either Input or Output by setting either I/O control bits on GPIO register (83Ah) or the Config register space (AAh). The default is Input mode. GPIO pin must be pull-up in outside in spite of use, or no use.

4.13 ZV port Interface

The R5C476II has Bypass type ZV port interface. On 16-bit interface, when ZV port Enable bit of either Misc Control 1 (82Fh) or Misc Control 2 (A0h) is enabled, CARDR[25:4], IOIS16#, INPACK#, SPKR# are assigned to ZV port input signal as shown in the below diagram.

The R5C476II has no on chip buffer for ZV port interface. So if ZV port is enabled, the signals for ZV port such as CADR[25:4] will be "Hi-z" or "Input disable" and will be reconfigured as ZV port interface. The R5C476II outputs the control signal for the external buffer.





16 bit interface Signal Name	ZV Port Interface Signal Name	ZV Port card I/O 1	Comments
A10	HREF	0	Horizontal Sync to ZV Port
A11	VSYNC	0	Vertical Sync to ZV Port
A9	Y0	0	Video Data to ZV Port YUV:4:2:2 format
A8	Y2	0	Video Data to ZV Port YUV:4:2:2 format
A13	Y4	0	Video Data to ZV Port YUV:4:2:2 format
A14	Y6	0	Video Data to ZV Port YUV:4:2:2 format
A16	UV2	0	Video Data to ZV Port YUV:4:2:2 format
A15	UV4	0	Video Data to ZV Port YUV:4:2:2 format
A12	UV6	0	Video Data to ZV Port YUV:4:2:2 format
A 7	SCLK	0	Audio SCLK PCM Signal
A6	MCLK	0	Audio MCLK PCM Signal
A[5::4]	RESERVED	RFU	Put in three state by Host Adapter No connection in PC Card
A[3::0]	ADDRESS[3::0]	1	Used for accessing PC Card
IOIS16#	PCLK	0	Pixel Clock to ZV Port
A17	Y1	0	Video Data to ZV Port YUV:4:2:2 format
A18	Y3	0	Video Data to ZV Port YUV:4:2:2 format
A19	Y5	0	Video Data to ZV Port YUV:4:2:2 format
A20	Y7	0	Video Data to ZV Port YUV:4:2:2 format
A21	UV0	0	Video Data to ZV Port YUV:4:2:2 format
A22	UV1	0	Video Data to ZV Port YUV:4:2:2 format
A23	UV3	0	Video Data to ZV Port YUV:4:2:2 format
A24	UV5	0	Video Data to ZV Port YUV:4:2:2 format
A25	UV7	0	Video Data to ZV Port YUV:4:2:2 format
INPACK#	LRCLK	0	Audio LRCLK PCM signal
SPKR#	SDATA	0	Audio PCM Data signal

ZV Port Interface Pin Assignments

1. "I" indicates signal is input to PC Card, "O" indicates signal is output from PC Card.

4.14 Subsystem ID, Subsystem Vendor ID

The R5C476II supports Subsystem ID and Subsystem Vendor ID to meet PC97/98/99 Design Requirements. There are three ways to write into Subsystem ID register and Subsystem Vendor ID register from the system through BIOS.

- Write Enable bit (Misc Control 82-83h: bit6) control method.
 The BIOS can turn this bit on, change the Subsystem IDs, and turn it off.
- 2. Copy of the Subsystem IDs in PCI user defined space (C0h) method.
- Writing through the Serial EEPROM method.

The R5C476II loads the data from the Serial EEPROM after the PCI Reset disabled. R5C476II has two pins for the Serial EEPROM I/F. The details refer to the Misc control register.

Subsystem ID and Subsystem Vendor ID can also be loaded through the external Serial EEPROM. This register is initialized only by GBRST#.

4.15 Serial EEPROM interface

The R5C476II has the Serial EEPROM interface consisted of CLK and DATA lines. The R 5C476II enables to load the data from the external Serial EEPROM by this Serial Bus. The loaded value is automatically written into 40-43h registers, and can be utilized for the S ubsystem Vendor ID or Subsystem ID. The R5C476II supports read-only to the external Serial EEPROM.

4.15.1 Serial EEPROM interface implementation

To enable the Serial EEPROM interface, AVPPEN0 and BVPPEN0 must be set to appropriate pull-up registers. The setting depends on the packages as follows.

Not to enable the Serial EEPROM interface, both AVPPEN0 and BVPPEN0 must be set to pull-down registers.


Serial Bus Enable conditions and Interface pins

		208pin LQFP/ 277pin CSP	216pin LQFP
condition AVPPEN0		Pull-up	Pull-down
	BVPPEN0	Pull-down	Pull-up
pin	CLK	IRQ12	SCL
	DATA	IRQ14	SDA


The R5C476II starts to interface the Serial EEPROM after the PCI Reset deasserted. The frequency of Serial Bus CLK is about 66kHz.

4.15.2 Serial EEPROM interface protocol

The CLK and DATA serial buses are bidirecrtional, and connected to pull-up. Both are in the high state while the R5C476II does not drive the Serial EEPROM.




The peculiar characteristic situation of "Start" condition and "Stop" condition occurs in communication procedure of Serial Bus. When the CLK line is in the high state, The "Start" condition is signaled by a high-to-low transition of the DATA line and the "Stop" condition is signaled by a low-to-high transition of the DATA line. The DATA line is enabled to change when the CLK line is in the low state. The data on the stable DATA line remains as the proper data during the high period of the CLK line. One clock pulse is formed every each data bit transmitted by the serial bus master.



"Start" condition and "Stop" condition are always generated by the serial bus master. The serial bus becomes busy after "start" condition. And the serial bus becomes free again after "Stop" condition. Each byte on the DATA line is 8 bits long. The Acknowledge bit is required after each byte. The Acknowledge clock pulse is generated by the serial bus master.

The transmitter releases the DATA line to the high state, and the receiver pulls down the DATA line to the low state when the Acknowledge clock pulse is in the high state.

The R5C476II works only as the serial bus master. As connecting with the EEPROM, the R5C476II performs reading Doubleword when a PCI reset is deassert, and automatically loads the Subsystem vendor ID and the Subsystem ID. The Serial EEPROM interface protocol is as follows.



4.15.3 Serial EEPROM Application

When the PCI bus is reset, and the Serial EEPROM interface is detected, the R5C476II starts to load the default from the EEPROM. The EEPROM data format is as follows.

ROM Address	Write Register	Register Name
	Address	
00h	40h	Subsystem Vendor ID 7-0
01h	41h	Subsystem Vendor ID 15-8
02h	42h	Subsystem ID 7-0
03h	43h	Subsystem ID 15-8

The slab address of the Serial EEPROM is 1010000b. The R5C476II starts to load from EEPROM addressed at 1010000b. The read start address is set to 00000000b.

4.16 Power Up/Down Sequence

Keep to the following sequence when the power sequence is ON/OFF.

- * On the power sequence is ON.
 - 1) Supply to Vcc_Core.
 - 2) Supply to Vcc_AUX.
 - 3) Supply to Vcc PCI.
- * On the power sequence is OFF.
 - Stop supplying to Vcc_PCI.
 - 2) Stop supplying to Vcc AUX.
 - 3) Stop supplying to Vcc core.

On the power sequence is off, a special limit for Delay Time is nothing. Stop supplying within a center range.

4.17 Notation

The following table shown the notation used in the register description.

- **NS** not supported: is used to indicate that registers and bits are not supported in R5C476II. Writing to these registers and bits has no effect. Returns zero when read.
- **RO read only:** is used to indicate that registers and bits are read only type. Writing to these registers and bits has no effect.
- **R/W** read/write: is used to indicate that registers and bits are readable and writable.
- WO write only: is used to indicate that registers and bits are write only type.Writing to these registers and bits has no effect. Returns zero when read.
- **RC**read clear: is used to indicate that registers and bits are read only type.
 Reading these registers and all bits clear. Writing to these registers and bits has no effect.
- **R/WC** read/write clear: is used to indicate that registers and bits are readable and writable. Writing a 1 to these registers and bits clears the corresponding field. Writing a 0 to them has no effect.

5 PCI CONFIGURATION REGISTERS

5.1 Overview

The R5C476II supports PCI-CardBus Bridge Interface functions for two PC Card sockets. Each socket has its own separate configuration space. Each configuration space can be configured independently with two sets of PCI configuration registers in compliance with the PCI Local Bus Specification Revision 2.2. The two sets of configuration registers are accessed through a mechanism defined for multi-function PCI devices.

5.2 Configuration

The R5C476II supports only Type 0 PCI configuration cycles (AD[1:0]=00). As a multi-functional device it supports access to functions numbered 0 and 1. The bridge configuration registers for the socket A are addressed as a function #0, and the registers for socket B are addressed as a function #1 with AD[10:8] as shown in the following table. The R5C476II makes no response to attempted access of a register in the 2-7 function range and a PCI- master aborts.

AD[10:8]	R5C476II PCI Function Addressed		
000	#0	PCI-CardBus bridge for socket A	
001	#1	PCI-CardBus bridge for socket B	
010-111	none	(Reserved)	

5.3 Register Configuration

Logically the R5C476II looks to the primary PCI as two separate secondary buses residing in a single device. Each socket has its own configuration space. This makes the bridge a multi-function device. The R5C476II implements a 256 bytes configuration space. This space is divided into a predefined header space and a device dependent space. The first 64 bytes in each socket is defined the same predefined header format for all types of devices. The remaining 192 bytes is used as a unique configuration space can have different layouts depending on the base function in each socket.

The R5C476II configuration space is accessible only from the primary PCI bus. No other interfaces respond to configuration cycles. Based on the configuration command (Read/Write) and the C/BE[3::0]# lines, the R5C476II will provide data from selected register or write the data proffered. Read data will be all 32-bit DWORD register, regardless of byte enables, with the requested data driven in its natural byte location. Write data will be deposited into the selected register using the C/BE[3::0]# lines to enable the write.

The PCI configuration register is consisted of the 8-bit BYTE register, the 16-bit WORD register and the 32-bit DWORD register. During a configuration access cycle, the PCI configuration register is accessed using a 32-bit DWORD. The C/BE[3::0]# byte enable to access to specified BYTE/WORD registers.

The following tables are the R5C476II configuration registers. Some registers are not unique to a socket. These include the Vender ID, Device ID and Header Type, etc. Some bridge registers are only used by some functions or one socket.

3 Г				7	
		ce ID	Vendor ID		
	PCIS	Status	PCI Co	mmand	
		Class Code	DOLL 1	Revision ID	
	BIST	Header Type	PCI Latency Timer	Cache Line Size	
		Card Control Regis	ters Base Address		
	CardBu	ıs Status	Reserved	Cap_Ptr	
	CardBus Latency Timer	Subordinate Bus Number	CardBus Bus Number	PCI Bus Number	
		Memory	Base 0		
		Memory	Limit 0		
		Memory	Base 1		
		Memory			
		0 Upper		0 Lower	
-		0 Upper		0 Lower	
-		1 Upper		1 Lower	
-		: 1 Upper		1 Lower	
-		Control	Interrupt Pin	Interrupt Line	
-	Subsys	stem ID	Subsystem	Vender ID	
-	16-bit Legacy Mode Base Address				
	Reserved				
	Misc (Control	Bridge Co	nfiguration	
	Rese	erved	16-bit Interfa	ace Control	
	16-bit Mem	ory Timing 0	16-bit I/C	Timing 0	
	Rese	erved	Rese	erved	
		DMA Slave Configuration			
		Rese	erved		
	Misc C	Control 3	Misc C	ontrol 2	
		Misc C	ontrol 4		
Ī	Reserved	General Purpose I/O 1	Rese	erved	
ļ			erved		
	Writable S	ubsystem ID	Writable Subs	ystem Vender ID	
		Rese	erved		
Ptr	Power Manager	ment Capabilities	Next Item Ptr	Capability ID	
r+4	Data	Po	wer Management C	SR	
Ī	Reserved				

: the common Global Register on both Socket A and Socket B


5.4 Register Description

5.4.1 Vender ID register

Register Name : Vender ID [Global]
Address Offset : 00h-01h(16bit)

Default: 1180h Access: RO

This is a unique 16-bit value that is assigned to a vender identification, and it is used with the Device ID in order to identify each PCI device. Writing to this register has no effect.




Bit	Field Name	Description
15-0	Vender ID	This read-only field is the vender identification assigned to RICOH by the PCI Special Interest Group. This field always returns 1180h when read.

5.4.2 Device ID register

Register Name : Device ID [Global]
Address Offset : 02h-03h(16bit)

Default : 0476h Access : RO

This is a unique 16-bit value that is assigned to the PCI CardBus Bridge function, and it is used with the Vendor ID in order to identify each PCI device. Writing to this register has no effect.



Bit	Field Name	Description
15-0	Device ID	This read-only field is the device identification assigned to the R5C476II by RICOH. This field always returns 0476h when read.


5-4 REV.1.4 RIGOLI ©1999

5.4.3 PCI Command register

Register Name : PCI Command
Address Offset : 04h-05h(16bit)

Default : 0000h Access : R/W

The PCI Command Register controls the R5C476II's responses to PCI Bus transactions on the primary interface. When this register has a value of '0', the function accepts only configuration accesses. The bits, with the exception of VGA Palette Snoop bit, in this register adhere to the definitions in the PCI Local Bus Specification.



Bit	Field Name	Description
15-10	Reserved	These bits are reserved for future use by PCI Local Bus Specification Version2.2. This field always returns zero when read.
9	Fast Back to Back Enable	This bit controls whether or not the PCI master does fast back-to-back transactions. But, this function is not implemented in the R5C476II. This bit always returns zero when read. Writing to this field has no effect.
8	SERR# Enable	This bit controls whether or not the SERR# output buffer is enabled on the PCI interface. The default after reset is zero.
		0 - disable the SERR# driver.
		1 - enable the SERR# driver.
		This bit must be set to report address parity errors.
7	Wait Cycle Control	This bit controls whether or not a card does address/data stepping. But, this function is not implemented in the R5C476II. This bit always returns zero when read. Writing to this field has no effect.
6	Parity Error Response Enable	This bit controls the device's response to parity errors. When this bit is set to 1, the R5C476II takes its normal action - enable an error bit and assert PERR#, when a parity error is detected. When this bit is set to 0, the R5C476II ignores any parity errors and continue normal operation. The default after reset is zero.
5	VGA Palette Snoop Enable	This bit controls the R5C476II's response to VGA palette registers. When this bit is set to 1, palette snooping is enabled (AD[9:0] = 3C6h, 3C8h and 3C9h are decoded, AD[15:10] are not). The R5C476II forwards these addresses to the CardBus interface. Conversely, the R5C476II ignores to read from these addresses on the CardBus interface. When this bit is set to 0, the R5C476II ignores palette accesses. The default after reset is zero.
4	Memory Write and Invalidate Enable	This bit controls whether or not the PCI master uses the Memory Write and Invalidate command. But, this function is not implemented in the R5C476II. This bit always returns zero when read. Writing to this field has no effect.
3	Special Cycle Enable	This bit controls an action on Special Cycle operations. But, this function is not implemented in the R5C476II. This bit always returns zero when read. Writing to this field has no effect.
2	Bus Master Enable	This bit controls the R5C476II's ability to operate as a master on the PCI interface. Setting this bit has no effect upon the configuration command operations. When this bit is set to 0, the R5C476II ignores all memory or I/O transactions on the CardBus interface. The default after reset is zero.
		0 - inhibit the R5C476II to operate as a master on the PCI interface.
		1 - allow the R5C476II to operate as a master on the PCI interface
1	Memory Space Enable	This bit controls the R5C476II's response to memory accesses for both the memory mapped I/O ranges and the prefetchable memory ranges. The default after reset is zero.
		0 - ignore all memory transactions on the PCI interface, and the
		R5C476II DEVSEL# logic is inhibited during the memory cycle.
		1 - enable response to memory transactions on the PCI interface.
		And also, this bit controls accesses to the memory mapped I/O ranges that are defined in the Card Control Base Address register.
0	I/O Space Enable	This bit controls the R5C476II's response to I/O accesses for transactions on the PCI interface. The default after reset is zero.
		0 - ignore all I/O transactions on the PCI interface, and the R5C476II.
		DEVSEL# logic is inhibited during the I/O cycle.
		1 - enable response to I/O transactions on the PCI interface.

5-6 REV.1.4 RIGOM ©1999


5.4.4 PCI Status register

Register Name : PCI Status [Global]

Address Offset: 06h-07h(16bit)

Default: 0210h Access: RO,R/WC

This 16-bit register is used to record status information for PCI bus related events. Reads to this register behave normally. Writes are slightly different in that bits can be reset, but not set. A bit is reset whenever the register is written and the data in the corresponding bit location is a one. Writing a zero to this register has no effect. The bits in this register adhere to the definitions in the PCI Local Bus Specification, but only apply to the primary PCI interface.



Bit	Field Name	Description
15	Detected Parity Error	This bit is set by the R5C476II whenever it detects a parity error, even if parity error handing is disabled (as controlled by bit 6 in the Command register). Writing a one to this bit clears the state.
14	Signaled System Error	This bit is set whenever the R5C476II asserts SERR#. Writing a one to this bit clears the state.
13	Signaled Master Abort	This bit is set by the R5C476II as a master device whenever its transaction is terminated with Master-abort. Writing a one to this bit clears the state.
12	Received Target Abort	This bit is set by the R5C476II as a master device whenever its transaction is terminated with Target-abort. Writing a one to this bit clears the state.
11	Signaled Target Abort	This bit is set by the R5C476II as a target device whenever its transaction is terminated with Target-abort. Writing a one to this bit clears the state.
10-9	DEVSEL# Timing	These bits encode the timing of DEVSEL#. These are encoded as 01b for medium speed. These bits are read-only. Writing to these bits has no effect.
8	Data Parity Error	This bit is set when three conditions are met :
	Detected	the bus agent asserted PERR# itself or observed PERR# asserted.
		 the agent setting the bit acted as the bus master for the operation in which the error occurred.
		3) the Parity Error Response bit (Command register) is set.
		Writing a one to this bit has no effect.
7	Fast Back to Back Capable	This read-only bit indicates whether or not the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. The R5C476II returns zero when read, because it is not capable of accepting fast back-to-back transactions. Writing to this bit had no effect.
6	UDF Supported	This read-only bit indicates whether or not the PCI device supports the UDF function. The R5C476II doesn't support the UDF function, and therefore returns a zero when read. Writing to this bit has no effect.
5	66MHz Capable	This read-only bit indicates whether or not the PCI device is capable of running at 66MHz. The R5C476II is capable of running only at 33MHz, and therefore returns a zero when read. Writing to this bit has no effect.
4	New Capabilities	This bit indicates whether PCI device implements a list of new capabilities such as PCI Power Management. The R5C476II implements it, and therefore returns a one when read. The register at 14h provides an offset into the configuration space pointing to the location of Power Management Register Block.
3-0	Reserved	These read-only bits are reserved for future use by PCI Local Bus specification 2.2. Return a zero when read. Writing to these bits has no effect.

5-8 REV.1.4 RIGOM ©1999

5.4.5 Revision ID register


Register Name : Revision ID [Global]

Address Offset: 08h(8bit)

Default: 80h

Access: RO

This is a unique 8-bit value that is asserted to the device revision information. It is used with the Vendor ID and the Device ID in order to identify each PCI device. Writing to this register has no effect.




Bit	Field Name	Description
7-0	Revision ID	This read-only field is the revision identification number assigned to the R5C476II by RICOH. This field always returns 80h when read.

5.4.6 Class Code register

Register Name : Class Code [Global]
Address Offset : 09h-0Bh(24bit)

Default: 060700h Access: RO

The Class Code register is read-only and is used to identify the generic function of the device. The bits in this register adhere to the definitions in the PCI Local Bus Specification. This register is broken into three byte-size fields: a base class code, a sub-class code and a programming interface. Writing to this register has no effect.



Bit	Field Name	Description
23-0	Class Code	This register is a read-only register and is used to identify the device. This register is broken into three byte-size fields. The upper byte (at offset 0Bh) is a base class code. The middle byte (at offset 0Ah) is a sub-class coded. The lower byte (at offset 09h) identifies a specific register-level programming interface. The R5C476II returns 060700h when this register is indicated as a PCI-CardBus bridge device: a base class of 06h (bridge device), a sub-class code of 07h (PCI to CardBus) and a programming interface of 00h. Writing to this register has no effect.


5-10 REV.1.4 RIGOLI ©1999

5.4.7 Cache Line Size register

Register Name : Cache Line Size [Global]

Address Offset: 0Ch(8bit)
Default: 00h
Access: NS

The Cache Line register specifies the system cache line size in units of 32-bit words. The R5C476II doesn't participate in the caching protocol, and therefore returns zero when read. Writing to this register has no effect.




Bit	Field Name	Description
7-0	Cache Line Size	The R5C476II doesn't participate in the caching protocol. This register is read- only. Returns zero when read. Writing to this register has no effect.

5.4.8 PCI Latency Timer register

Register Name : PCI Latency Timer

Address Offset: 0Dh(8bit)
Default: 00h
Access: R/W

The PCI Latency Timer specifies, in units of PCI bus clocks, the value of the Latency Timer for the PCI bus master. This register adheres to the PCI Local Bus Specification but applies only to the primary interface. The bottom three bits in this register are read-only and hardwired to 000b, resulting in a timer granularity of eight clocks.



Bit	Field Name	Description
7-3	PCI Latency Timer	This register specifies, in units of PCI bus clocks, the value of the Latency Timer for the PCI bus master.
2-0	Reserved	The bottom three bits in this register are read-only and hardwired to 000b, resulting in a timer granularity of eight clocks. Writing to this field has no effect.

5-12 REV.1.4 RIGOLI ©1999

5.4.9 Header Type register


Register Name : Header Type [Global]

Address Offset: 0Eh(8bit)

Default: 82h

Access: RO

The Header Type register identifies the layout of bytes 10h through 3Fh in configuration space and also whether or not the device contains multiple function. The R5C476II is the multi-function device and the PCI-CardBus bridge, and therefore returns 82h when read. Writing to this register has no effect.




Bit	Field Name	Description
7-0	Header Type	This register identifies the layout of bytes 10h through 3Fh in configuration space and also whether or not the device contains multiple functions. Return 82h when read. Writing to this register has no effect.

5.4.10 BIST register

Register Name: BIST [Global]
Address Offset: 0Fh(8bit)
Default: 00h
Access: NS

The BIST register is used for control and status of BIST (Built In Self Test). The bits in this register adhere to the definitions in the PCI Local Bus Specification. The R5C476II does not implement BIST, and therefore returns zero when read.



Bit	Field Name	Description
7-0	BIST	The R5C476II doesn't support this register. This read-only register always returns zero when read. Writing to this register has no effect.

5-14 REV.1.4 RIGOLI ©1999


5.4.11 Card Control Register Base Address register

Register Name: Card Control Register Base Address

Address Offset: 10h(32bit)
Default: 0000_0000h

Access: R/W

The Card Control Register Base Address register points to the memory mapped I/O space that contains Status and Control registers for both the PC Card-32 and the PC Card-16. The upper bits [31:12] are read/write and the lower bits [11:0] are hardwired to zero. This indicates to Configuration software that the R5C476II must take 4K bytes of non-prefetchable memory space. The PC Card-32 (CardBus Card) Status and Control registers start at offset 000h (in the bottom 2K bytes) and the PC Card-16 registers start at offset 800h (in the top 2K bytes). The R5C476II dose not respond to PCI cycles unless specifically loaded with a non-zero address after PCIRST# is deasserted.




Bit	Field Name	Description
31-12	Card Control Register Base Address A31A12	These bits indicate the memory mapped I/O space that contains status and control registers for both the PC Card-32 and the PC Card-16. Bits [31:12] are read/write.
11-4	Reserved	These bits are read-only and hardwired to zero. Writing to this field has no effect.
3	Prefetchable	This bit is set to one when the data is prefetchable and reset to a zero otherwise. This filed is hardwired to zero in the R5C476II. Writing to this field has no effect.
2-1	Туре	These bits have encoded meanings as shown below for Memory Base Address registers. 00 : locate anywhere in 32-bit address space 01 : locate below 1M 10 : locate anywhere in 64-bit address space 11 : reserved This field is read-only and hardwired to zero in the R5C476II. Writing to this field has no effect.
0	Memory Space Indicator	This bit indicates the Base Address register maps into either a memory space or an I/O space. This field returns zero when the register maps into a memory space and one when the register maps into an I/O space. This field is read-only and hardwired to zero in the R5C476II. Writing to this field has no effect.

5.4.12 CardBus Status register

Register Name : CardBus Status Address Offset : 16h-17h(16bit)

Default : 0200h Access : RO,R/WC

The CardBus Status register is used to record status information for CardBus related events. Reads to this register behave normally. Writes are slightly different in that bits can be reset, but not set. A bit is reset whenever the register is written and the data in the corresponding bit location is a one. Writing a zero to this register has no effect. The bits in this register adhere to the definitions in the PCI Local Bus Specification, but only apply to the secondary CardBus interface.



5-16 REV.1.4 RIGOLI ©1999

Bit	Field Name	Description
15	Detected Parity Error	This bit is set by the R5C476II whenever it detects a parity error on the secondary bus, even if parity error handing is disabled (as controlled by bit 6 in the Command register). Writing a one to this bit clears the state.
14	Received System Error	This bit is set whenever the R5C476II receives CSERR#. Writing a one to this bit clears the state. When both CSERR# enable bit in the Bridge Control register and SERR# enable bit in the PCI Command register are set, the R5C476II asserts SERR# on the primary PCI bus whenever it receives CSEER#.
13	Signaled Master Abort	This bit is set by the R5C476II as a master device on the CardBus interface whenever its transaction is terminated with master-abort. Writing a one to this bit clears the state.
12	Received Target Abort	This bit is set by the R5C476II as a master device on the CardBus interface whenever its transaction is terminated with target-abort. Writing a one to this bit clears the state.
11	Signaled Target Abort	This bit is set by the R5C476II as a target device on the CardBus interface whenever its transaction is terminated with target-abort. Writing a one to this bit clears the state.
10-9	CDEVSEL# Timing	This field encodes the timing of CDEVSEL#. These read-only bits are encoded as 01b for medium speed in the R5C476II. Writing to this field has no effect.
8	Data Parity Error Detected	This bit is set by a CardBus master when three conditions are met :
		the bus agent asserted CPERR# itself or observed CPERR# asserted.
		 the agent setting the bit acted as the bus master for the operation in which the error occurred.
		 the Parity Error Response bit (Control register) is set.
		Writing a one to this bit clears the state.
7	Fast Back to Back Capable	This read-only bit indicates whether or not the target is capable of accepting fast back-to-back transactions when the transactions are not the same agent. The R5C476II returns a zero when read, because it is not capable of fast back-to-back transactions on the CardBus interface. Writing to this bit has no effect.
6-0	Reserved	This bit is reserved for future use by the PCI Local Bus specification 2.2. This field is read-only. Returns zero when read. Writing to this field has no effect.

5.4.13 PCI Bus Number register


Register Name: PCI Bus Number

Address Offset: 18h(8bit)

Default: 00h

Access: R/W

The PCI Bus Number register indicates the number of the PCI bus on the primary side of the R5C476II. This is set by the appropriate configuration software. The R5C476II doesn't decode Type 1 configuration transactions on the CardBus interface that should be converted to Special Cycle transactions on PCI bus interface.



Bit	Field Name	Description
7-0	PCI Bus Number	This field indicates the number of the PCI bus on the primary side of the R5C476II. This field is read/write, but this register has no effect upon the R5C476II's operation. The default after reset is zero.

5-18 REV.1.4 RIGOLI ©1999

5.4.14 CardBus Bus Number register


Register Name: CardBus Bus Number

Address Offset: 19h(8bit)

Default: 00h

Access: R/W

The CardBus Bus Number register indicates the number of the CardBus attached to the socket. This read/write register is set by the appropriate configuration software, or the socket services software. The R5C476II uses this register to convert Type 1 configuration transactions on the primary (PCI) interface to Type 0 transactions on the secondary (CardBus) interface.




Bit	Field Name	Description
7-0	CardBus Bus Number	This register indicates the number of the CardBus attached to the socket. This is set by the appropriate configuration software or the socket services software. If the values of a Bus Number field agree with the values of this register on a Type 1 configuration transactions on the primary (PCI) interface, the R5C476II converts them to a Type 0 configuration transactions on the secondary (CardBus) interface. The default after reset is zero.

5.4.15 Subordinate Bus Number register

Register Name: Subordinate Bus Number

Address Offset: 1Ah(8bit)
Default: 00h
Access: R/W

The Subordinate Bus Number register is used to record the number of the bus at the lowest part of the hierarchy behind the bridge. This read/write register is set by the appropriate configuration software or the socket services software. Normally, a CardBus bridge will be at the bottom of the bus hierarchy and this register will hold the same value as the CardBus Bus Number register. The R5C476II uses this register in conjunction with the Card Bus Number register to convert Type 1 configuration transactions on the primary (PCI) interface to Type 0 or 1 configuration transactions on the secondary interface.



Bit	Field Name	Description
7-0	Subordinate Bus Number	This register is used to record the number of the bus at the lowest part of the hierarchy behind the R5C476II. This read/write register is set by the appropriate configuration software, or the socket services software. Normally, a CardBus bridge will be at the bottom of the bus hierarchy and this register will hold the same value as the CardBus Bus Number register. When the value of Bus Number field is more over the CardBus Bus Number register's and less than this register's in Type 1 configuration cycles on the primary (PCI) interface, the R5C476II converts the value to Type1 configuration cycles on the secondary (CardBus) interface. The default after reset is zero.

5-20 REV.1.4 RIGOM ©1999

5.4.16 CardBus Latency Timer register


Register Name: CardBus Latency Timer

Address Offset: 1Bh(8bit)

Default: 00h

Access: R/W

The CardBus Latency Timer register has the same functionality of the primary PCI bus Latency Timer but applies to the CardBus attached to this specific socket. This is set by the PCI BIOS configuration software or the socket services software. This register adheres to the PCI Local Bus Specification but applies only to the primary interface. The bottom three bits in this register are read-only and hardwired to zeros, resulting in a timer granularity of eight clocks.




Bit	Field Name	Description
7-3	CardBus Latency Timer	This field specifies, in units of CardBus clocks, the value of the Latency Timer for the CardBus master.
2-0	Reserved	These bits are read-only and hardwired to 000b, resulting in a timer granularity of eight clocks. Writing to this field has no effect.

5.4.17 Memory Base 0 register

Register Name: Memory Base 0
Address Offset: 1Ch(32bit)
Default: 0000_0000h

Access: R/W

The Memory Base #0 register indicates the bottom address of a memory mapped I/O window #0. The upper 20-bits corresponds to address bits AD[31:12] that is read/write. The bottom 12-bits of this register is read-only and hardwired to zeros. The Memory Space Enable bit (bit1) in the Command register enables this window. The Memory #0 Prefetch Enable bit (bit8) in the Bridge Control register specifies whether the memory window is prefetchable or non-prefetchable. The default of this bit is prefetchable, but this bit must be non-prefetchable only when side effects are caused by memory read command on the installed CardBus card. This register has no meaning for PC Card-16.



Bit	Field Name	Description
31-12	Memory Base 0 A31A12	This register indicates the base address of a memory mapped I/O range that are used by the R5C476 to determine when to forward memory transactions from PCI interface to CardBus interface. This field is read/write.
11-0	Reserved	This field is read-only and hardwired to zeros. Writing to this field has no effect.


5-22 REV.1.4 RIGOM ©1999

5.4.18 Memory Limit 0 register

Register Name: Memory Limit 0
Address Offset: 20h(32bit)
Default: 0000_0000h

Access: R/W

The Memory Limit #0 register indicates the top address of the memory mapped I/O space #0. The upper 20-bits corresponds to address bits AD[31:12] that are read/write. The bottom 12-bits of this register is read-only and hardwired to zeros. The bridge assumes the bottom address bits [11:0] are ones when the address range is decoded. So if the Memory Base and Limit registers are set to the same value, a window of 4Kbyte is defined. Both Memory windows #0 and #1 are enabled by the Memory Space Enable bit in the PCI Command register. To disable either window individually, the Limit register of that range should be set below the Base register. This will cause the bridge to never detect a hit on that window. This register has no meaning for PC Card-16.




Bit	Field Name	Description
31-12	Memory Limit 0 A31A12	This field indicates the top address of a PCI memory address range that is used by the R5C476II to determine when to forward memory transactions from the PCI interface to the CardBus interface.
11-0	Reserved	This field is read-only and hardwired to zeros. Writing to this field has no effect.

5.4.19 Memory Base 1 register

Register Name: Memory Base 1
Address Offset: 24h(32bit)
Default: 0000_0000h

Access: R/W

The Memory Base #1 register indicates the bottom address of a memory mapped I/O window #1. The top 20-bits correspond to address bits AD[31:12] that are read/write. The bottom 12-bits of this register is read-only and hardwired to zeros. The Memory Space Enable bit (bit1) in the Command register enables this window. The Memory #1 Prefetch Enable bit (bit8) in the Bridge Control register specifies whether the memory window is prefetchable or non-prefetchable. The default of this bit is prefetchable, but this bit must be non-prefetchable only when side effects are caused by memory read command on the installed CardBus card. This register has no meaning for PC Card-16.



Bit	Field Name	Description
31-12	Memory Base 1 A31A12	This field indicates the base address of a memory mapped I/O range that is used by the R5C476II to determine when to forward memory transactions from the PCI interface to the CardBus interface.
11-0	Reserved	This field is read-only and hardwired to zeros. Writing to this field has no effect.


5-24 REV.1.4 REV.1.4 REV.1.4

5.4.20 Memory Limit 1 register

Register Name: Memory Limit 1
Address Offset: 28h(32bit)
Default: 0000_0000h

Access: R/W

The Memory Limit #1 register indicates the top address of a memory mapped I/O window #1. The upper 20-bits corresponds to address bits AD[31:12] that are read/write. The bottom 12-bits of this register is read-only and hardwired to zeros. The bridge assumes the bottom address bits [11:0] are ones when the address range is decoded. So if the Memory Base and Limit registers are set to the same value, a window of 4Kbyte is defined. Both Memory windows #0 and #1 are enabled by the Memory Space Enable bit in the PCI Command register. The address range of the Limit register must be set below the Base in order to disable only the Memory window #1. This register has no meaning for PC Card-16.




Bit	Field Name	Description
31-12	Memory Limit 1 A31A12	This field indicates the top address of a PCI memory address range that is used by the R5C476II to determine when to forward memory transactions from the PCI interface to the CardBus interface.
11-0	Reserved	This field is read-only and hardwired to zeros. Writing to this field has no effect.

5.4.21 I/O Base 0 Lower register

Register Name: I/O Base 0 Lower Address Offset: 2C-2Dh(16bit)

Default: 0000h Access: R/W

The I/O Base #0 Lower register indicates the bottom address of a PCI I/O address range that used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[15:2] that are read/write, and the read-only bits AD[1:0] are used to indicate whether the bridge implements 16 or 32 bits I/O addressing. If these bits have the value 0, then the bridge implements only 16-bit I/O addressing and assumes that the upper 16 address bits AD[31:16] of the I/O base address register are zero. And if they have the value 1, then the bridge implements 32-bit I/O addressing and the 16 bits of the base register hold the upper 16 bits corresponding to AD[31:16] of the 32-bit I/O address space. This I/O window #0 is enabled by the I/O Space Enable bit in the PCI Command register. This register has no meaning for PC Card-16.



Bit	Field Name	Description
15-2	I/O Base 0 Lower A15A2	This field indicates the base address of an address range that is used by the R5C476II to determine when to forward an I/O transaction from PCI interface to the CardBus interface.
1-0	I/O Addressing Mode	This field is read-only and returns 00b on the 16-bit I/O addressing mode, and returns on 01b on the 32-bit addressing mode. Writing to this field has no effect.


5-26 REV.1.4 RIGOLI ©1999

5.4.22 I/O Base 0 Upper register

Register Name: I/O Base 0 Upper Address Offset: 2E-2Fh(16bit)

Default: 0000h Access: R/W

The I/O Base #0 Upper register indicates the bottom address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[31:16]. Setting to this register is enabled only when the R5C476II is set on the 32-bit I/O addressing mode. This register has no meaning for PC Card-16.




Bit	Field Name	Description
15-0	I/O Base 0 Upper A31A16	This field indicates the base address of an address range that is used by the R5C476II to determine when to forward an I/O transaction from the PCI interface to the CardBus interface. The bits in this register correspond to AD[31:16].

5.4.23 I/O Limit 0 Lower register

Register Name: I/O Limit 0 Lower Address Offset: 30-31h(16bit)

Default : 0000h Access : R/W

The I/O Limit #0 Lower register indicates the top address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[15:2] that are read/write, and the read-only bits AD[1:0] are used to indicate whether the bridge implements 16 or 32 bits I/O addressing. Both I/O windows #0 and #1 are enabled by the I/O Space Enable bit in the PCI command register. This register has no meaning for PC Card-16.



Bit	Field Name	Description
15-2	I/O Limit 0 Lower A15A2	This field indicates the limit address of an address range that is used by the R5C476II to determine when to forward an I/O transaction from the PCI interface to the CardBus interface.
1-0	I/O Addressing Mode	This field is read-only and returns 00b on the 16-bit I/O addressing mode, and returns 01b on the 32-bit I/O addressing mode. Writing to this field has no effect.


5-28 REV.1.4 RIGOLI ©1999

5.4.24 I/O Limit 0 Upper register

Register Name : I/O Limit 0 Upper Address Offset : 32-33h(16bit)

Default : 0000h Access : R/W

The I/O Limit #0 Upper register indicates the limit address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[31:16]. Setting to this register is enabled only when the R5C476II is set on the 32-bit I/O addressing mode. This register has no meaning for PC Card-16.




Bit	Field Name	Description
15-0	I/O Limit 0 Upper A31A16	This field indicates the limit address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[31:16].

5.4.25 I/O Base 1 Lower register

Register Name: I/O Base 1 Lower Address Offset: 34-35h(16bit)

Default : 0000h Address : R/W

The I/O Base #1 register indicates the bottom address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[15:0]. The upper bits AD[15:2] are read/write, and the read-only bits AD[1:0] are used to indicate whether the bridge implements 16 or 32 bit I/O addressing. The I/O window #1 is enabled by the I/O Space Enable bit in the PCI Command register. This register has no meaning for PC Card-16.



Bit	Field Name	Description
15-2	I/O Base 1 Lower A15A2	This field indicates the base address of an address range that is used by the R5C476II to determine when to forward an I/O transaction from the PCI interface to the CardBus interface.
1-0	I/O Addressing Mode	This field is read-only and returns 00b on the 16-bit I/O addressing mode, and returns 01b on the 32-bit I/O addressing mode. Writing to this field has no effect.


5-30 REV.1.4 RIGOLI ©1999

5.4.26 I/O Base 1 Upper register

Register Name : I/O Base 1 Upper Address Offset : 36-37h(16bit)

Default: 0000h Access: R/W

The I/O Base #1 register indicates the bottom address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[31:16]. Setting to this register is enabled only when the R5C476II is set on the 32-bit I/O addressing mode. This register has no meaning for PC Card-16.




Bit	Field Name	Description
15-0	I/O Base 1 Upper A31A16	This field indicates the base address of an address range that is used by the R5C476II to determine when to forward an I/O transaction from the PCI interface to the CardBus interface. The bits in this register correspond to AD[31:16].

5.4.27 I/O Limit 1 Lower register

Register Name: I/O Limit 1 Lower Address Offset: 38-39h(16bit)

Default : 0000h Access : R/W

The I/O Limit #1 Lower register indicates the top address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[15:0]. The upper bits AD[15:2] are read/write, and the read-only bits AD[1:0] are used to indicate whether the bridge implements 16 or 32 bit I/O addressing (AD[1:0] = 00b on the 16-bit I/O addressing, AD[1:0] = 01b on the 32-bit I/O addressing). Both I/O windows #0 and #1 are enabled by the I/O Space Enable bit in the PCI Command register. This register has no meaning for PC Card-16.



Bit	Field Name	Description
15-2	I/O Limit 1 Lower A15A2	This field indicates the limit address of an address range that is used by the R5C476II to determine when to forward an I/O transaction from the PCI interface to the CardBus interface.
1-0	I/O Addressing Mode	This field is read-only and returns 00b on the16-bit I/O addressing mode, and returns 01b on the 32-bit I/O addressing mode. Writing to this field has no effect.


5-32 REV.1.4 RIGOLI ©1999

5.4.28 I/O Limit 1 Upper register

Register Name : I/O Limit 1 Upper Address offset : 3A-3Bh(16bit)

Default : 0000h Access : R/W

The I/O Limit #1 Upper register indicates the limit address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[31:16]. Setting to this register is enabled only when the R5C476II is set on the 32-bit I/O addressing mode. This register has no meaning for PC Card-16.



Bit	Field Name	Description
15-0	I/O Limit 1 Upper A31A16	This field indicates the limit address of an address range that is used by the R5C476II to determine when to forward an I/O transaction to the CardBus. The bits in this register correspond to AD[31:16].


5.4.29 Interrupt Line register

Register Name: Interrupt Line
Address Offset: 3Ch(8bit)

Default: 00h

Access: R/W

The Interrupt Line register is read/write register used to communicate interrupt line routing information. This register must be initialized by BIOS software on the system configuration, so a default state is no specified. The value in this register indicates which input of the system interrupt controller the interrupt pin in the R5C476II is connected to. The default after reset is 00b.



Bit	Field Name	Description
7-0	Interrupt Line	The value in this register indicates which input of the system interrupt controller the interrupt pin in the R5C476II is connected to. The default after reset is 00b.


5-34 REV.1.4 RIGOLI ©1999

5.4.30 Interrupt Pin register

Register Name: Interrupt Pin
Address Offset: 3Dh(8bit)
Default: 01h or 02h

Access: RO

The Interrupt Pin register is read-only register that adheres to the definition in the PCI Local Bus Specification. This register indicates which interrupt pin the R5C476II use. A value of 01h corresponding to INTA# is assigned to socket A. A value of 02h corresponding to INTB# is assigned to socket B.




Bit	Field Name	Description
7-0	Interrupt Pin	This field is read-only and returns either 01h for socket A or 02h for socket B.

5.4.31 Bridge Control register

Register Name : Bridge Control
Address Offset : 3Eh-3Fh(16bit)

Default : 0700h Access : R/W

The Bridge Control register provides control over the R5C476II's bridging functions. Each bit in this register adheres to the definitions in the YENTA Specification Rev. 2.2.



Bit	Field Name	Description
15-11	Reserved	This field is read-only and returns zeros. Writing to this field has no effect.
10	Write Posting Enable	This bit enables posting of Write data to and from the socket. If this bit is not set, the bridge must drain any data in its buffers before accepting data for or from the socket. Each data word must then be accepted by the target before the bridge can accept the next word from the source master. The bridge must not release the source master, until the last word is accepted by the target. Operating with write posting disabled will inhibit system performance. This bit is encoded as:
		0 : Write Posting Disabled 1 : Write Posting Enabled (default)
9	Memory 1 Prefetch Enable	This bit specifies whether the memory window #1 is prefetchable or non-prefetchable. This bit is encoded as :
		0 : the memory window #1 is non-prefetchable. 1 : the memory window #1 is prefetchable.
		The default after reset is one.

Bit	Field Name	Description
8	Memory 0 Prefetch Enable	This bit specifies whether the memory window #0 is prefetchable or non-prefetchable. This bit is encoded as :
		0 : the memory window #0 is non-prefetchable. 1 : the memory window #0 is prefetchable.
		The default after reset is one.
7	IREQ-ISA Enable	This bit controls the function interrupt for the PC Card-16/CardBus Card. When this bit is set to one, the IREQ#/CINT# interrupt is routed to the ISA system interrupt pins IRQ[15:3] that are indicated by the Interrupt General Control register. When it is set to zero, the IREQ# interrupt is routed to INTA# or INTB# that is the PCI interrupt pin. However, the function interrupt output for the CardBus Card is routed to each interrupt pins, independent of this bit, when CINT-ISA Disable bit of the Misc Control 2 register is set. The default after reset is zero.
6	CardBus Reset	When this bit is set to one, the R5C476II assert and hold CRST#. When this bit is cleared, they deassert CRST#. This bit can be set by software. It can also be set by hardware when the R5C476II executes the power down sequence. CRST# is a wired-OR of this bit and PCIRST#.
5	Master Abort Mode	When the R5C476II is a Master, this bit controls the behavior of the R5C476II when a master abort occurs on either PCI or CardBus interface. When this bit is cleared and a master abort occurs, the R5C476II returns ones on the read transaction and annuls the data on the write transaction. When this bit is set to one, the R5C476II signals a target abort to the requesting master when the corresponding transaction on the opposite bus terminates with a master abort without completing the transaction on the source side (reads and non-posted writes), and asserts SERR# on the PCI bus when the transaction on the source side and SERR# is enabled in the Command register. The default after reset is zero.
4	Reserved	This bit is read-only and returns zero. Writing to this bit has no effect.
3	VGA Enable	This bit controls the R5C476II's response to VGA compatible addresses. When the VGA enable bit is set, the R5C476II forward transactions in the following ranges to the CardBus interface.
		Memory: 000A0000h to 000BFFFFh I/O: AD[9:0] = 3B0h to 3BBh, 3C0h to 3DFh (inclusive of ISA address aliases - AD[15:10] are not decoded.)
		On the other hand, the R5C476II make no response to transactions in the same ranges from the CardBus interface. The forwarding of these addresses are affected by the I/O and Memory Enable bit in the Command register. The default after reset is zero.
2	ISA Enable	This bit controls the RIL5C476/476's access to ISA compatible addresses that adhere to the first 64 Kbytes of PCI I/O space. When the ISA Enable bit is set, the R5C476II forward the only first 64 Kbytes from the PCI to the CardBus and block forwarding the last 768 bytes in 1 K block. In the opposite direction (CardBus to PCI) I/O transactions, the last 768 bytes in 1K block are forwarded. The default after reset is zero.
1	SERR# Enable	This bit controls whether or not the R5C476II forward an assertion of CSERR# on the CardBus interface to SERR# on the PCI interface.
		0 : CSERR# is not forwarded to PCI. 1 : CSERR# is forwarded to PCI.
		The default after reset is zero.
0	Parity Error Response Enable	This bit controls the R5C476II's response to parity errors on the CardBus interface.
		0 : Parity errors are ignored. 1 : Parity errors are reported.
		The default after reset is zero.


5.4.32 Subsystem Vendor ID register

Register Name: Subsystem Vendor ID [Global]

Address offset: 40h-41h(16bit)

Default: 0000h Access: R/W

The R5C476II supports Subsystem Vendor ID register in order to correspond to the PC 97 Design requirements. Setting Subsystem ID Write Enable bit (Bit6 in the Misc Control register) enables the system to write into this register. This register is initialized by only GBRST#.



Bit	Field Name	Description
15-0	Subsystem Vender ID	Setting Subsystem ID Write Enable bit (Bit6 in the Misc Control register) enables the system to write into this register. The default after reset is zeros.

5-38 REV.1.4 RIGOLI ©1999


5.4.33 Subsystem ID register

Register Name : Subsystem ID [Global]

Address Offset: 42h-43h(16bit)

Default: 0000h Access: R/W

The R5C476II supports Subsystem ID register in order to correspond to the PC 97 Design requirements. Setting Subsystem ID Write Enable bit (Bit6 in the Misc Control register) enables the system to write into this register. This register is initialized by only GBRST#.



Bit	Field Name	Description
15-0	Subsystem ID	Setting Subsystem ID Write Enable bit (Bit6 in the Misc Control register) enables the system to write into this register. The default after reset is zeros.

5.4.34 16-bit Legacy Mode Base Address register


Register Name: 16-bit Legacy Mode Base Address [Global]

Address Offset : 44h(32bit)

Default : 0000_0001h

Access: R/W

The 16-bit Legacy Mode Base Address register indicates the base address to map the Legacy Port on the PCI Card-16. Normally, this register is set to 3E0h or 3E2h in order to keep corresponding to the PCIC. The bits[31:2] are read/write, but the bits[1:0] are hardwired to 01b when read. It dose not respond to PCI cycles unless specifically loaded with a non-zero address after PCIRST# is deasserted.



Bit	field Name	Description
31-2	16-bit Legacy Mode Base Address A31A2	This field indicates the base address to map INDEX/DATA port (3E0h, 3E1h) corresponding to the PCIC when the PCI Card-16 is inserted. This field is read/write, and writing to this field has no effect. The default after reset is zero.
1	Reserved	This field is enabled to write in a data; therefore this register can be 03E0h or 03E2h. This bit returns zero when read.
0	I/O Space Indicator	This bit indicates whether or not the Card Control register space indicated by the Base Address register is I/O space. This bit returns one when read.


5-40 REV.1.4 RIGOLI ©1999

5.4.35 Bridge Configuration register

Register Name : Bridge Configuration
Address Offset : 80h-81h(16bit)

Default: 0000h Access: R/W

The Bridge Configuration register is used to control the bridge functions specific to the R5C476II like an I/O addressing mode and Prefetchable memory transactions from CardBus to PCI bus. Each socket has its own Bridge Configuration register.



Bit	Field Name	Description
15-10	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.
9	I/O 1Address Mode	This bit controls the address size of I/O window #1. When this bit is set to one, the I/O Base #1 Upper register and the I/O Limit #1 Upper register are enabled. When this bit is set to zero, the I/O Base #1 Upper register and the I/O Limit #1 Upper register are disabled, and the I/O transaction is forwarded only when the upper 16-bit address [31:16] is zero. The default after reset is zero.
8	I/O 0Address Mode	This bit controls the address size of I/O window #0. When this bit is set to one, the I/O Base #0 Upper register and the I/O Limit #0 Upper register are enabled. When this bit is set to zero, the I/O Base #0 Upper register and the I/O Limit #0 Upper register are disabled, and the I/O transaction is forwarded only when the upper 16-bit address [31:16] is zero. The default after reset is zero.
7-2	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.
1	Reserved	This bit is reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.
0	Card to PCI Prefetch Enable	When this bit is one, Read Prefetch is enabled from CardBus to PCI bus. The default after set is zero.


5.4.36 Misc Control register

Register Name: Misc Control [Global]

Address Offset: 82h-83h(16bit)

Default: 0000h Access: R/W

The Misc Control register controls the power-down mode of the R5C476II the polarity of the card power enable signal, Serialized IRQ and Subsystem ID write signals enable/disable.



Bit	Field Name	Description
15-12	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.
11	LED Polarity	This bit controls the polarity of LED signal. The default is zero and "low" active. When this bit is set to one, LED signal is "high" active.
10	5V Disable	In the card supplied 5V/3.3V, 5V is disabled when this bit is set.
9	VPPENx Polarity	This bit controls the polarity of VPPEN1 and VPPEN0 signals. When this bit is set to one, VPPEN1 and VPPEN0 are "low" active signals. When this bit is cleared, VPPEN1 and VPPEN0 are "high" active signals. The default after reset is zero.
8	VCCxEN# Polarity	This bit controls the polarity of VCC5EN# and VCC3EN# signals. When this bit is set to one, VCC5EN# and VCC3EN# are "high" active signals. When this bit is cleared, VPPEN1 and VPPEN0 are "high" active signals. The default after reset is zero.
7	SRIRQ Enable	When this bit is set, the serialized IRQ mode is enabled. IRQ9 is assigned as SIRQ# signal and IRQ15 is reassigned as ZVENIN that is an input pin. The default after reset is zero.
6	Subsystem ID Write Enable	When this bit is set to one, Writing to Subsystem Vendor ID and Subsystem ID is enabled. The default after reset is zero.
5	SR_PCI_INT_Disable	When this bit is set to zero, The R5C476II can insert the frame of INTA#, INTB#, INTC#, and INTD#(PCI Interrupt signals) following IOCHK# frame. The default after reset is zero.
4	SR_PCI_INT_Select	This bit indicates which of PCI_INT# signals outputted from SRIRQ# is selected. slotA slotB 00b INTA# INTB#(Default) 01b INTC# INTD#
3	Interface Busy	This field is read-only. When this bit is set to one, the card interface is busy. Returns zero when the internal buffers are empty. The default after reset is zero.
2	Reserved	This bit is reserved for future use. This field is read/write and returns zero when read. Writing to this field has no effect.
1	SPKROUT enable	When this bit is set to one, HWSPND# signal is reassigned as SPKROUT that is an output pin, and either CAUDIO of CardBus card or SPKR# digital audio input data from 16 I/O card is output. The default after reset is zero.
0	Reserved	This bit is reserved for future use. This field is read/write and returns zero when read. Writing to this field has no effect.


5.4.37 16-bit Interface Control register

Register Name: 16-bit Interface Control

Address Offset: 84h-85h(16bit)

Default: 0000h Access: R/W

The 16-bit Interface Control register is used to set 16-bit interface timing and the PCIC compatible mode.



Bit	field Name	Description
15-10	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.
9	16-bit Memory Enhance Timing	When this bit is set to one, the 16-bit memory enhanced timing is enabled. 16-bit memory access timing is determined by 16-bit Memory Timing #0 register. When this bit is reset to zero, 16-bit memory access timing is reset to the default condition. The default after reset is zero.
8	16-bit I/O Enhance Timing	When this bit is set to one, the 16-bit I/O enhanced timing is enabled. 16-bit I/O access timing is determined by 16-bit I/O Timing #0 register. When this bit is reset to zero, 16-bit I/O timing is reset to the default condition. The default after reset is zero.
7-4	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.
3	Legacy Index Range Select	This bit indicates the index range that is accessed through PCIC compatible I/O port 3E0 or 3E2. When this bit is set to zero,
		index range: 00h to 3Fh is assigned to the socket A. index range: 40h to 7Fh is assigned to the socket B.
		When this bit is set to one,
		index range: 80h to 0BFh is assigned to the socket A. index range: 0C0h to 0FFh is assigned to the socket B.
		The default after reset is zero.
2	Reserved	This bit is reserved for future use. The default after reset is zero.
1-0	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.


5-44 REV.1.4 RIGOLI ©1999

5.4.38 16-bit I/O Timing 0 register

Register Name: 16-bit I/O Timing 0 Address Offset: 88h-89h(16bit)

Default : 0463h Access : R/W

16-bit I/O access timing parameters are independently configured for each socket by programming this register.



Bit	Field Name	Description
15-13	Reserved	These bits are reserved for future use. This field is read-only and returns zeros when read. Writing to this field has no effect.
12-10	Address/Data Hold Time	This field indicates the address hold time and the data hold time of 16-bit I/O cycle. The hold time can be set in a timer granularity of PCICLK. The default after reset is 001b.
9	Reserved	This bit is reserved for future use. This bit is read-only and returns zero when read. Writing to this bit has no effect.
8-4	Command Pulse Width	This field indicates the command pulse width of 16-bit I/O cycle for IORD# and IOWR#. The pulse width can be set in a timer granularity of PCICLK. The default after reset is 00110b.
3	Reserved	This bit is reserved for future use. This bit is read-only and returns zero when read. Writing to this bit has no effect.
2-0	Address/Data Setup Time	This field indicates the address setup time and the data setup time of 16-bit I/O cycle. The setup time can be set in a timer granularity of PCICLK. The default after reset is 011b.


5.4.39 16-bit Memory Timing 0 register

Register Name: 16-bit Memory Timing 0

Address offset: 8Ah-8Bh(16bit)

Default: 0463h Access: R/W

16-bit Memory access timing parameters are independently configured for each socket by programming this register.



Bit	Field Name	Description
15-13	Reserved	These bits are reserved for future use. This field is read-only and returns zeros when read. Writing to this bit has no effect.
12-10	Address/Data Hold Time	This field indicates the address hold time and the data hold time of 16-bit memory cycle. The hold time can be set in a timer granularity of PCICLK. The default after reset is 001b.
9	Reserved	This bit is reserved for future use. This bit is read-only and returns zero when read. Writing to this bit has no effect.
8-4	Command Pulse Width	This field indicates the command pulse width of 16-bit memory cycle for OE# and WE#. The pulse width can be set in a timer granularity of PCICLK. The default after reset is 00110b.
3	Reserved	This bit is reserved for future use. This bit is read-only and returns zero when read. Writing to this bit has no effect.
2-0	Address/Data Setup Time	This field indicates the address setup time and the data setup time of 16-bit memory cycle. The setup time can be set in a timer granularity of PCICLK. The default after reset is 011b.

5.4.40 DMA Slave Configuration register


Register Name : DMA Slave Configuration

Address Offset : 90h-93h(32 bit)

Default : 0000_0000h

Access: R/W

The DMA Slave Configuration register indicates the base address to the distributed DMA that supports ISA-DMA functions.




Bit	Field Name	Description
32-4	DMA Slave Base Address	This field indicates the base address [31:4] that defines the address range of the distributed DMA. The default after reset is zero.
3	Non Legacy Extended Addressing	When this bit is set to one, Non Legacy Extended Addressing mode is enabled. That is the address space is extended to 32-bit (Base+3), and the byte count is extended to 24-bit (Base+6). The default after reset is zero.
2-1	Transfer Size	This field defined the width of the DMA transfer on the PC Card interface. 00 8 bit transfer at the PC card 01 16 bit transfer at the PC card 10 32 bit transfer at the PC card (not allowed) 11 reserved
0	Channel Enable	This bit enables the decoding of the base address with DMA Enable bit in the Misc Control 1 register. When this bit is set to zero, the DMA transfer is disabled. The default after reset is zero.

5.4.41 Misc Control 2 register

Register Name : Misc Control 2
Address Offset : A0h-A1h(16 bit)

Default: 0000h Access: R/W

The Misc Control 2 register indicates each kind of controls for the R5C476II. This register is initialized by only GBRST#.



Bit	Field Name	Description
15-14	Reserved	These bits are reserved for future use. This field is read/write. The default after reset is zero.
13	DREQ Sense Select	When this bit is set to one, the DREQ# signal is "high" active. When this bit is cleared, the DREQ# signal is "low" active. The default after reset is zero.
12-11	DREQ Enable	This field determines which signal asserted as the DREQ signal, at the same time DMA mode is enabled. The default is this field returns zero and DMA mode is disabled.
		00 DMA disabled 01 INPACK# is assigned as DREQ. 10 WP/IOIS16# is assigned as DREQ. 11 BVD2/SPKR# is assigned as DREQ.
		* This field works as same as bits5-4 of Misc Control 1 register(82Fh). Setting only one which is this register or Misc Control 1 register, or setting the same value into these registers.
10	ZV_Port Enable	When this bit is set to one, ZV Port is enabled as the Misc Control 1 (82h) in the EXCA register. (When either one is set, ZV Port is enabled.) The default after reset is zeros.
9	I/O min_timing	When this bit is set to one, 16bit I/O Enhance Timing is enabled and Minimum timing is set compulsory. The default after reset is zero.
8	Memory min_timing	When this bit is set to one, 16bit Memory Enhance Timing is enabled and Minimum timing is set compulsory. The default after reset is zero.
7	CSC to INT# Disable	On the default, the 16bit status Change interrupt signal is output to either INTA# or INTB#. When this bit is set to one, it is output to the ISA interrupt signal only. The default after reset is zero.
6	CINT-ISA Disable	When this bit is set to one, CINT# is output to the ISA interrupt signal by the IREQ-ISA Enable bit of the Bridge Control register (3Eh). The default after reset is zero.
5	Reserved	This bit is reserved for future use. This field is read/write. The default after reset is zero.
4	Stop Clock Disable	when this bit is set to one, the Stop Clock bit of the CardBus register is disabled. The default after reset is zero.
3-2	Reserved	This field is reserved for future use. This field is read/write. The default after reset is zero.
1	CSTSCHG Input Enable	When this bit is set to one, CSTSCHG Input signal is enabled and WOL (Wake On LAN) is supported even if VCC_SLOT power is off. When this bit is cleared, CSTSCHG Input signal is disabled. The default after reset is zero. But, when the card is off, CSTSCHG Input signal is disabled even if this bit is set.
0	Wait Select	When this bit is set to one, the internal wait time of the device is extended for one clock. That is, when the WAIT# for the 16bit card is asserted, the width of command pulse is extended for one clock. The default after reset is zero.


5.4.42 Misc Control 3 register

Register Name: Misc Control 3

Address Offset: A2h-A3h(16 bit) [Global]

Default: 0000h Access: R/W

The Misc Control 3 register indicates each kind of controls for the R5C476II as the Misc Control 2. This is a global register for both the socket A and B.



Bit	Field Name	Description
15-5	Ricoh Purpose Register	These bits are reserved for future use. Do not writing any value excepting "0". The default after reset is zero.
4	Decode Disable	When this bit is set to one, NotACard is enabled under the conditions of detecting the card. When this is cleared, as the 16bit card for 5V is detected. The default after reset is 0b. CD2# CD1# VS2# VS1# ground ground ground open
3	SPKROUT Hi-z Enable	When this bit is set to one, SPKROUT output is forced to be Hi-z on HW_Suspend mode. But when this bit is cleared, it is not. The default after reset is 0b.
2	Delayed Clear Disable	The R5C476II repeats to retry on the Delayed transaction until the transaction for the CardBus Card is finished. On default, when the R5C476II recognizes an abnormality to repeat retrying for 2 msec, the R5C476II will stop the transaction. But, when this bit is set to one, the R5C476II will not stop the transaction, and repeat to retry until the transaction for CardBus card is finished normally. (This bit is usually used when WAIT# is long on the 16bit card is asserted.)
1	CB CLKRUN Disable	When this bit is set to one, R5C476II refuses the host's clock stop request with CLKRUN# on the CardBus card. The default after reset is zero.
0	5V Read Enable	When the R5C476II is inserted a 3.3V/5V Card, as the 3V Card bit of the Socket Present State register (008h) is set to one, the 5V Card bit is not. But, both are enabled to set by setting this bit to one. When this bit is set to one, note that the 5V Card bit is set by inserting a 3V Card.

5-50 REV.1.4 RIGOM ©1999

5.4.43 Misc Control 4 register


Register Name: Misc Control 4

Address Offset: A4h-A7h(32 bit) [Global]

Default: 0000_0000h

Access: R/W

The Misc Control 4 register is used to define the IRQ3-15 pins. These pins are defined as the following functions. The default is IRQ3-15. This register is initialized by only GBRST#.



Bit	Field Name	Description
31-30	Reserved	These bits are reserved for future use. This field is read/write. The default after reset is zero.
29-27	Multi_IRQ15	This field defines IRQ15 as follows. The default after reset is zero.
		000 - IRQ15/ZVENA# (default) / (default on S-IRQ mode) 001 - SPKROUT 010 - D3STATE 011 - LEDA# 100 - ZVENA# 101 - LEDB# 110 - ZVENB# 111 - IRQ5
26-24	Multi_IRQ14	This field defines IRQ14 as follows. The default after reset is zero.
		000 - IRQ14 (default) 001 - SPKROUT 010 - LEDA# 011 - ZVENA# 100 - IRQ4 101 - LEDB# 110 - ZVENB# 111 - D3STATE
		Notes : This field can not be multiple if using Serial EEPROM.
23-21	Multi_IRQ12	This field defines IRQ12 as follows. The default after reset is zero.
		000 - IRQ12(LEDOUT) Setting Programmable bit(16bitReg.81Fh-bit1) (default) 001 - SPKROUT 010 - LEDA# 011 - ZVENA# 100 - IRQ3 101 - LEDB# 110 - ZVENB# 111 - D3STATE
		Notes : This field can not be multiple if using Serial EEPROM.
20-18	Multi_IRQ11	This field defines IRQ11 as follows. The default after reset is zero. 000 - IRQ11/LEDB# (default) / (default on S-IRQ mode) 001 - SPKROUT 010 - D3STATE 011 - LEDA# 100 - ZVENA# 101 - LEDB# 110 - ZVENB# 111 - IRQ12(LEDOUT) Setting Programmable bit (16bitReg.81Fh-bit1)
17-15	Multi_IRQ10	This field defines IRQ10 as follows. The default after reset is zero.
		000 - IRQ10/LEDA# (default)/(default on S-IRQ mode) 001 - SPKROUT 010 - LEDA# 011 - ZVENA# 100 - IRQ12(LEDOUT) Setting Programmable bit(16bitReg.81Fh-bit1) 101 - IRQ15 110 - LEDB# 111 - ZVENB#

Bit	Field Name	Description
14-12	Multi_IRQ9	This field defines IRQ9 as follows. On S-IRQ mode, this field can not be multiple (fix on SRIRQ#). The default after reset is zero.
		000 - IRQ9/SRIRQ# (default)/(default on S-IRQ mode)
		001 – SPKROUT 010 - IRQ12(LEDOUT) Setting Programmable bit(16bitReg.81Fh-bit1) 011 - ZVENA# 100 - LEDA# 101 - IRQ15 110 - LEDB# 111 - ZVENB#
11-9	Multi_IRQ7	This field defines IRQ7 as follows. The default after reset is zero.
		000 - IRQ7/GPIO3 (default)/(default on S-IRQ mode) 001 - SPKROUT 010 - IRQ14 011 - LEDA# 100 - ZVENA# 101 - LEDB# 110 - ZVENB# 111 - GPIO3
8-6	Multi_IRQ5	This field defines IRQ5 as follows. The default after reset is zero.
		000 - IRQ5/GPIO2 (default)/(default on S-IRQ mode) 001 - SPKROUT 010 - IRQ12(LEDOUT) Setting Programmable bit(16bitReg.81Fh-bit1) 011 - LEDA# 100 - ZVENA# 101 - LEDB# 110 - ZVENB# 111 - GPIO2
5-3	Multi_IRQ4	This field defines IRQ4 as follows. The default after reset is zero.
		000 - IRQ4/GPIO1 (default)/(default on S-IRQ mode) 001 - SPKROUT 010 - D3STATE 011 - LEDA# 100 - ZVENA# 101 - LEDB# 110 - ZVENB# 111 - GPIO1
2-0	Multi_IRQ3	This field defines IRQ3 as follows. The default after reset is zero.
		000 - IRQ3/GPI00 (default)/(default on S-IRQ mode) 001 - SPKROUT 010 - IRQ12(LEDOUT) Setting Programmable bit(16bitReg.81Fh-bit1) 011 - LEDA# 100 - ZVENA# 101 - LEDB# 110 - ZVENB# 111 - GPI00

5.4.44 General Purpose I/O 1 register


Register Name: General Purpose I/O 1

Address Offset: AAh(8bit)

Default: 00h

Access: R/W

The R5C476II defines IRQ[3-5,7] pins as the GPIO(General Purpose I/O) pins when SRIRQ# is enabled or Misc Control 4 register is set. User has the use of these Input/Output pins unless giving an effect on the controller. The default is the Input mode, and bit[0-3] indicate the state of pins. On the Output mode, the value of each bits written are outputed through GPIO[0-3]. This register is linked with the General Purpose I/O register, and therefore Writing into this register is reflected on the General Purpose I/O (83Ah) register, and the reverse is also true.



Bit	Field Name	Description
7	GPIO Direction 3	This bit is the Input/Output exchange signal for GPIO Data 3. When this bit is set to one, GPIO Data 3 is output. The default after reset is zero.
6	GPIO Direction 2	This bit is the Input/Output exchange signal for GPIO Data 2. When this bit is set to one, GPIO Data 2 is output. The default after reset is zero.
5	GPIO Direction 1	This bit is the Input/Output exchange signal for GPIO Data 1. When this bit is set to one, GPIO Data 1 is output. The default after reset is zero.
4	GPIO Direction 0	This bit is the Input/Output exchange signal for GPIO Data 0. When this bit is set to one, GPIO Data 0 is output. The default after reset is zero.
3	GPIO Data 3	General Purpose I/O bit 3. The default is the Input mode.
2	GPIO Data 2	General Purpose I/O bit 2. The default is the Input mode.
1	GPIO Data 1	General Purpose I/O bit 1. The default is the Input mode.
0	GPIO Data 0	General Purpose I/O bit 0. The default is the Input mode.


5.4.45 Writable Subsystem Vendor ID register

Register Name: Writable Subsystem Vendor ID [Global]

Address Offset: C0h-C1h(16bit)

Default : 0000h Access : R/W

Writable Subsystem Vendor ID register operates as same as 40h(Subsystem Vendor ID register). The value written in this register is enabled to read through 40h as Subsystem Vendor ID.



Bit	Field Name	Description
15-0	Writable Subsystem Vender ID	Writable Subsystem Vendor ID register operates as same as 40h(Subsystem Vendor ID register). The value written in this register is enabled to read through 40h as Subsystem Vendor ID.The default after reset is 0000h.


5.4.46 Writable Subsystem ID register

Register Name: Writable Subsystem ID [Global]

Address Offset: C2h-C3h(16bit)

Default : 0000h Access : R/W

Writable Subsystem ID register operates as same as 42h(Subsystem ID register). The value written in this register is enabled to read through 42h as Subsystem ID.



Bit	Field Name	Description
15-0	Subsystem ID	Writable Subsystem ID register operates as same as 42h(Subsystem ID register). The value written in this register is enabled to read through 42h as Subsystem ID. The default after reset is 0000h.

5-56 REV.1.4 RIGOM ©1999

5.4.47 Capabilities Pointer register


Register Name : Capabilities Pointer

Address Offset: 14h (8 bit)

Default: DCh

Access: RO

The Capabilities Pointer register is read-only and provides an offset into the function's PCI Configuration Space for the location of the first item in the New Capabilities List. The R5C476II supports the PCI Power Management. This register is assigned a value of 0DCh for the PCI Power Management.




Bit	Field Name	Description
7-0	Capabilities Pointer	This field provides an offset into the function's PCI Configuration Space for the location of the first item in the New Capabilities Linked List. The R5C476II supports the PCI Power Management as a new function. This field is assigned a value of 0DCh for the PCI Power Management.

5.4.47.1 Capabilities Identifier register

Register Name : Capabilities Identifier Address Offset : Cap_Ptr (8 bit)

Default: 01h Access: RO

The Capabilities Identifier register is read-only and indicates only one item in the linked list is the register defined for the PCI Power Management. This register is assigned the ID of 01h.



Bit	Field Name	Description
7-0	Capabilities Identifier	This field indicates the R5C476II support the PCI Power Management as a new function. This field is read-only and assigned the ID of 01h.

5-58 REV.1.4 RIGOLI ©1999


5.4.47.2 Next Item Pointer register

Register Name : Next Item Pointer

Address Offset : Cap_Ptr + 1 (8 bit)

Default: 00h Access: RO

The Next Item Pointer register is read-only and indicates the location of the next item in the function's capability list. The R5C476II doesn't support items in the list except the PCI Power Management. So, this field is assigned a value of 00h.



Bit	Field Name	Description
7-0	Next Item Pointer	This field indicates the location of the next item in the function's capability list. The R5C476II does not support items in the list except the PC Power Management. This field is read-only and assigned a value of 00h.


5.4.47.3 Power Management Capabilities register

Register Name: Power Management Capabilities

Address Offset: Cap_Ptr + 2 (16 bit)

Default : FE19h Access : RO

The Power Management Capabilities register is read-only and provides information on the capabilities of the function related to the PCI Power Management.



5-60 REV.1.4 RIGOLI ©1999

Bit	Field Name	Description
15 14-11	PME_Support	This five bit field indicates the power states that the device supports asserting PME#. A value of 0 for any bit indicates that the function is not capable of asserting the PME# signal from that power state.
		XXXX1b - PME# can be asserted from D0 (bit 11) XXX1Xb - PME# can be asserted from D1 (bit 12) XX1XXb - PME# can be asserted from D2 (bit 13) X1XXXb - PME# can be asserted from D3 hot (bit 14) 1XXXXb - PME# can be asserted from D3 cold (bit15)
		Bit 15 is set to one if PME# can be asserted by the supply of auxiliary power, even if the PCI Vcc is turned off. If the auxiliary power is not supported, this bit must be set to zero because PME# is not asserted.
		The PME# signal indicates Wakeup events that include a "Ring Indication" from a Modem or the receipt of special packet by a Network card. When once PME# is asserted, it is kept at the state until Status bit (bit 15) is cleared or Enable bit (bit 8) is reset in the Power Management Control/Status register.
		In the R5C476II, the RI_OUT# signal is enabled to use. Therefore all bits in this field return one.
10	D2_Support	Returns one, because the R5C476II supports the D2 Power Management State.
9	D1_Support	Returns one, because the R5C476II supports the D1 Power Management State.
8-6	Reserved	Reserved. Returns zeros.
5	DSI	This Device Specific Initialization bit is set to one when a device specific device driver is required to reinitialize a device after it leaves the D3 state. Returns zero as it is not necessary to reinitialize in the R5C476II.
4	Auxiliary_Power_ Source	When this bit is a "1" it indicates that support for PME# in D3cold requires auxiliary power supplied by the system by some means. A "0" in this bit indicates that the function supplies its own auxiliary power source. This bit returns one because the R5C476II needs the auxiliary power in D3cold.
3	PME clock	When this bit is a "1" it indicates that the function relies on the presence of the PCI clock for PME# operation. When this bit is a "0" it indicates that no PCI clock is required for the function to generate PME#. This bit returns one because the R5C476II needs PCI clock to generate PME# when the power management event is caused by Card detect change, Ready/Busy change or Battery Warning. The R5C476II can generate PME# without PCI clock if PME is caused by Card status change.
2-0	Version	The R5C476II has 4 bytes of general purpose Power Management registers implemented as described in PCI Bus Power Management specification Rev1.0. These bits usually return 001b.


5.4.47.4 Power Management Control/Status register

Register Name: Power Management Control/Status

Address Offset: Cap_Ptr +4 (24 bit)

Default : C04000h Access : R/W

The Power Management Control/Status register is used to control the current power state of the PCI function and inform the status information. The contents of this register are not affected by the internally generated reset caused by the transition from D3 to D0.



5-62 REV.1.4 RIGOLI ©1999

Bit	Field Name	Description
23	BPCC_En	This is Bus Power Clock Control Enable bit. Returns one as the bus power and clock control mechanism in the CardBus follows the power managing state of the R5C476II.
22	B2_B3#	The state of this bit determines the action that is to occur as a direct result of programming the function to D3hot. A "1" indicates that when the bridge function is programmed to D3hot, its secondary bus's PCI clock will be stopped (B2). A "0" indicates that when the bridge function is programmed to D3hot, its secondary bus will have its power removed (B3). Returns one as the CardBus clock will be stopped when the R5C476II function is programmed to D3hot.
21-16	Reserved	Reserved. Return zeros when read.
15	PME_Status	This bit is set when the function normally asserts the PME# signal independent of the state of the PME_En bit (bit 8). Writing a one to this bit clears it and causes the function to stop asserting a PME# (if enabled). Writing a zero has no effect. The default after reset is zero.
14-13	Data_Scale	This 2-bits read-only field indicates the scaling factor to be used when interpreting the value of the Data register. Returns 10b as the R5C476II offers the information of power consumed in a 10mW step.
12-9	Data_Select	This 4-bits field is used to select which data is reported through the Data register and Data_Scale field. The default after reset is zero. 0000 D0 power consumed 0001 D1 power consumed 0010 D2 power consumed 0011 D3 power consumed 0100 D0 power dissipated 0101 D1 power dissipated 0110 D2 power dissipated 0111 D3 power dissipated 0111 D3 power dissipated 1xxx Reserved
8	PME_En	When this bit is set, the function is enabled to assert PME#. When this bit is cleared, assertion of PME# is disabled. The default after reset is zero.
7-2	Reserved	Reserved. Return zeros when read.
1-0	PowerState	This field is used to set the function into a new power state. The definition of the field values is :
		00b - D0 01b - D1 10b - D2 11b - D3
		The default after reset is zeros.


5.4.47.5 Data Register

Register Name : Data

Address Offset: Cap_Ptr + 7 (8 bit)
Default: 01h or 20h or 24h

Access: RO

The Date register is read-only and provides a maximum value of the power consumed for each function from the PCI device by using with Data_Select bit fields and Data_Scale bit field.



Bit	Field Name	Description
7-0	Data	This read-only bit field provides the maximum value of the power consumed by the R5C476II for each function from the PCI device. The maximum value of the power consumed is 10mW times the value of Data_Scale bit field.
		The R5C476II returns the following value.
		D0 power state: 0010 0100b (360mW) D1 power state: 0010 0000b (320mW) D2 power state: 0000 0001b (10mW) D3 power state: 0000 0001b (10mW)

6 CARDBUS(PC CARD-32) SOCKET STATUS CONTROL REGISTERS

6.1 Overview


CardBus Socket Status/Control registers manage changed events, remote wakeup events, PC Card insertion/removal, and status information about the PC Card in the socket. These registers are used for PC Card-32 as well as PC Card-16.

6.2 Register Space mapping

PC Card Control Register Base Address register points to the 4Kbyte memory mapped I/O space that contains both the PC Card-32 and PC Card-16 Status and Control registers. Socket Status/Control Registers for PC Card-32 are placed in the bottom 2KByte of the 4KByte and start at offset 000h. The registers for PC Card-16 are placed in the upper 2KByte and start at offset 800h.

6.3 Register Configuration

Each socket has CardBus Socket Status/Control registers that consist of six DWORD registers. One set of registers is described in the following sections, with the address offset for each socket. Address offset 014h through 7FCh is assigned to the reserved registers. The reserved registers return 00000000h when read. Writing to the reserved registers has no effect.




6.4 Register Description

CardBus Socket Status/Control registers manage status changed events, remote wakeup events, PC Card insertion/removal, and status information about the PC Card in the socket. These registers are used for PC Card-32 as well as PC Card-16.

6.4.1 Socket Event register

The Socket Event register indicates a change in socket status has occurred. These bits do not indicate what the change is, only that one has occurred. Software must read the Socket Present State register for current status. Writing a one to each bits enables to clear each bit in this register. These bits can be set to a one by software through writing a one to the corresponding bit in the Socket Event Force register. All bits in this register are cleared by PCIRST#. They may be immediately set again, if when coming out of CRST# the bridge finds the status unchanged (i.e., CSTSCHG reasserted or Card Detects is still true). Software needs to clear this register before enabling interrupts. If it is not cleared, when interrupts are enabled an interrupt will be generated based on any bit set but not masked.




Bit	Field Name	Description
31-4	Reserved	These bits are reserved for future use. This field is read-only and returns zeros. Writing to this field has no effect.
3	PowerUpComplete	This bit is set when the R5C476II detected to complete powering up the PC Card-32 socket. The Socket Present State register should be read to determine whether or not the voltage requested was actually applied. Writing a one cleares this bit. The default after reset is zero. This bit has no meaning when the 16-bit card is installed.
2	CCD2#	This bit is set whenever the CCD2# field in the Present State register changes state. Writing a one cleares this bit. The default after reset is zero.
1	CCD1#	This bit is set whenever the CCD1# field in the Present State register changes state. Writing a one cleares this bit. The default after reset is zero.
0	CSTSCHG/WAKEUP	This bit is set whenever the CSTSCHG/WAKEUP# was asserted, and indicates only the assertion event. However, this bit isn't directly reflected in a status change of the CSTSCHG/WAKEUP# in the Socket Present State register, and also, it isn't directly reflected in a status of the CSTSCHG bit from the card. This bit needs to be controlled by Software. Writing a one cleares this bit. The default after reset is zero. This bit is meaningless when the 16-bit card is installed. If STSCHG# interrupt signal from the 16-bit card was occurred, this bit will be controlled by the 16-bit Card Status/Control register.

6-2 REV.1.4 **R**IGN₩ ©1999

6.4.2 Socket Mask register


The Socket Mask register allows software to control the CardBus card events that generate a status change interrupt. If the Card Detect Changed bit is enabled at the time a card is removed, an interrupt is generated. After that, this bit is cleared automatically. This is to prevent spurious interrupts while cards are removed. If it is desired to have the bridge generate an interrupt at the time a new card is inserted, it is necessary that this bit is set again by software. This register is cleared by PCIRST#. The default after reset is zero.



Bit	Field Name	Description
31-4	Reserved	These bits are reserved for future use. This field is read-only and returns zeros. Writing to this field has no effect.
3	PowerCycle	This bit masks a status changed interrupt caused by the event that indicates the end of power up process. When cleared (0), the status changed event signaling the power up process has completed is not generated, although the PowerCycle field in the Socket Event register is set. When this bit is set a one, an interrupt is generated after 256 cycles since a socket was finished powering up. The default after reset is zero.
2-1	Card Detect Changed	This field masks the CCD1# and CCD2# fields in the Socket Event register so that insertion and removal events will not cause a status changed interrupt to occur. The meaning of the bit is :
		 00 - Mask the CCD1# and CCD2# fields in the Socket Event register. Card insertion/removal events will not cause a status change interrupt. 01 - Undefined 10 - Undefined 11 - Unmask the CCD1# and CCD2# fields in the Socket Event register. Card insertion/removal events will cause a status change interrupt.
		The CCD1# and CCD2# fields in the Socket Event register are set in spite of setting of this field. The default after reset is zero.
0	CSTSCHG/WAKEUP	This bit masks a status changed interrupt of the CSTSCHG/WAKEUP#. When cleared (0), the assertion of CSTSCHG/WAKEUP# by the card is not cause a status changed interrupt to occur, although the CSTSCHG/WAKEUP field in the Socket Event register is set. This bit is set by writing a one, and is cleared when the socketed PC card is removed or when the R5C476II is reset. This bit has no meaning when the 16-bit card is inserted.

6.4.3 Socket Present State register

The Socket Present State register reflects the current state of the socket. Some of the bits in this register are reflections of interface signals while others are flags set to indicate conditions associated with a status changed event. This register may be written by using the Force Event register.




Bit	Field Name	Description
31	YVsocket	When set (1), indicates that the socket can supply Vcc=Y.YV. When cleared (0), indicates that the socket cannot supply Vcc=Y.YV. R5C476II does not support this function. So they always return zero when read.
30	XVsocket	When set (1), indicates that the socket can supply Vcc=X.XV. When cleared (0), indicates that the socket cannot supply Vcc=X.XV. R5C476II does not support this function. So they always return zero when read.
29	3Vsocket	When set (1), indicates that the socket can supply Vcc=3.3V. When cleared (0), indicates that the socket cannot supply Vcc=3.3V. R5C476II supports this function. So they always return one when read.
28	5Vsocket	When set (1), indicates that the socket can supply Vcc=5.0V. When cleared (0), indicates that the socket cannot supply Vcc=5.0V. R5C476II supports this function. So they always return one when read.
27-14	Reserved	This field is reserved for future use. This field is read-only and returns zero when read. Writing to this field has no effect.

Bit	Field Name	Description
13	YVCard	The R5C476II does not support this field. Return zero when read.
12	XVCard	The R5C476II does not support this field. Return zero when read.
11	3VCard	Writing to this field cause the 3V Card field in the Present State register to be written. Setting this field disable the socket's ability to power up Vcc until the CVStest field is set. To change the voltage of a card, after forcing this bit, the bridge must either receive a PCIRST# or retest the card's supported voltages. The latter can be accomplished by forcing the CVStest bit. This is necessary to prevent software from applying an incorrect voltage to the R5C476II.
10	5VCard	Writing to this field cause the 5V Card field in the Present State register to be written. Setting this field disable the socket's ability to power up Vcc until the CVStest field is set in the Force register. To change the voltage of a card, after forcing this bit, the bridge must either receive a PCIRST# or retest the card's supported voltages. The latter can be accomplished by forcing the CVStest bit. This is necessary to prevent software from applying an incorrect voltage to the R5C476II.
9	BadVccReq	When set (1), indicates that software attempted to apply a Vcc voltage to a socket that was outside the range detected using the CVS[2::1] and CCD[2::1]# pins.
8	DataLost	When set (1), indicates that a PC card removal event may have caused data to be lost either because a transaction was not completed properly or data was left in the R5C476II's buffers. It must be cleared by Card Services when the removal event status changed interrupt is serviced. Writing back a one to this field clears it.
7	NotACard	When set (1), indicates that the type of card inserted could not be determined, the R5C476II does not supply the power to the card. This value does not have to be updated until a recognizable card (e.g. 16-bit PC Card or CardBus PC Card) is inserted.
6	CINT#/IREQ#	When set (1), indicates that the inserted card is driving its interrupt pin true. This bit is not a registered bit and its assertion/deassertion must follow the interrupt pin from the card. This bit reflects the inverted state of CINT#/IREQ# pin as these signals are low true.
5	CBcard	When set (1), indicates that the card inserted was a CardBus PC Card. This value is not updated until a non-CardBus PC Card (e.g. 16-bit PC Card or unrecognized) is inserted. When set, the R5C476II must configure the socket interface for CardBus PC Card.
4	16-bit Card	When set (1), indicates that the card inserted was a 16-bit PC Card. This value is not updated until a non-16-bit PC Card (e.g. CardBus PC Card or unrecognized card) is inserted. When set, the R5C476II configures the socket interface for 16-bit PC Card. Setting this field disables the R5C476II's voltage checking hardware so extreme care must be taken when writing the Control register or the hardware could be damaged.
3	PowerCycle	When set (1), indicates that the interface is powered up, i.e. the power up process was successful. When cleared (0), indicates that the interface is powered down, i.e. the power up process was not successful. This field is updated by the R5C476II to communicate the status of each power up/power down request.
2	CCD2#	This field reflects the current state of the CCD2# pin on the interface. 1 indicates CCD2# is High (card is not present), 0 indicates CCD2# is low (card is present). Since the CCD2# pin could be shorted to either CVS1 or CVS2, the value stored here is for when the CVS[2::1] pins are held low.
1	CCD1#	This field reflects the current state of the CCD1# pin on the interface. 1 indicates CCD1# is High (card is not present), 0 indicates CCD1# is low (card is present). Since the CCD1# pin could be shorted to either CVS1 or CVS2, the value stored here is for when the CVS[2::1] pins are held low.
0	CSTSCHG/WAKEUP	This field reflects the current state of the CSTSCHG/WAKEUP# pin on the interface. 1 indicates CSTSCHG/WAKEUP# is asserted, 0 indicates it is deasserted. This bit is meaningless when a 16-bit PC Card is installed. CSTSCHG/WAKEUP# interrupts generated by 16-bit PC Cards are controlled via registers in that interface register space.

6.4.4 Socket Event Force register

The Socket Event Force register is a phantom register. This register provides software the ability to simulate events by forcing values in the socket's Event and Present State registers. And also, this register provides software the ability to test and restore status. Writing a one to a bit in this register sets the corresponding bit in the socket's Event and Preset State registers.




6-6 REv.1.4 **R**□GO⊞ ©1999

Bit	Field Name	Description
31-15	Reserved	This field is reserved for future use. Writing to this field has no meaning.
14	CVStest	When written to a 1, causes the R5C476II to interrogate the CVS[2::1] and CCD# pins and update the xVCard fields in the Present State register. This action also re-enables the socket to power up Vcc if the xVCard fields had been previously forced.
13	YVCard	The R5C476II doesn't support this function. Writing to this field has no meaning.
12	XVCard	The R5C476II doesn't support this function. Writing to this field has no meaning.
11	3VCard	Writing to this field cause the 3V Card field in the Present State register to be written. Setting this field disable the socket's ability to power up Vcc until the CVStest field is set. To change the voltage of a card, after forcing this bit, the bridge must either receive a PCIRST# or retest the card's supported voltages. The latter can be accomplished by forcing the CVStest bit. This is necessary to prevent software from applying an incorrect voltage to the R5C476II.
10	5VCard	Writing to this field cause the 5V Card field in the Present State register to be written. Setting this field disable the socket's ability to power up Vcc until the CVStest field is set in the Force register. To change the voltage of a card, after forcing this bit, the bridge must either receive a PCIRST# or retest the card's supported voltages. The latter can be accomplished by forcing the CVStest bit. This is necessary to prevent software from applying an incorrect voltage to the R5C476II.
9	BadVccReq	Writing to this field cause the BadVccReq field in the Present State register to be written.
8	DataLost	Writing to this field cause the DataLost field in the Present State register to be written.
7	NotACard	Writing to this field cause the NotACard field in the Present State register to be written. If a card is present in the socket (i.e. CCD1# and CCD2# are asserted), writing to this field are ignored.
6	Reserved	This field is reserved for future use. Writing to this field has no meaning.
5	CB Card	Writing to this field cause the CB Card field in the Present State register to be written. If a card is present in the socket (i.e. CCD1# and CCD2# are asserted), writing to this field are ignored.
4	16-bit Card	Writing to this field cause the 16-bit PC Card field in the Present State register to be written. If a card is present in the socket (i.e. CCD1# and CCD2# are asserted), writing to this field are ignored.
3	PowerUpComplete	Writing a 1 to this field simulates the successful completion of a power cycle event by causing the PowerCycle field in the Event register to be set. Note that the PowerCycle field in the Present State register is not affected and continues to reflect the present state of the interface power. Writing a 0 has no meaning.
2	CCD2#	Writing a 1 to this field causes the CCD2# field in the Event register to be set. Note that the CCD2# field in the Present State register is not affected and continues to reflect the present state of the CCD2# pin. Writing a 0 has no meaning.
1	CCD1#	Writing a 1 to this field causes the CCD1# field in the Event register to be set. Note that the CCD1# field in the Present State register is not affected and continues to reflect the present state of the CCD1# pin. Writing a 0 has no meaning.
0	CSTSCHG	Writing a 1 to this field simulates the assertion of the CSTSCHG pin. This results in the Event register's CSTSCHG field being set. Note that the CSTSCHG field in the Present State register is not affected and continues to reflect the present state of the CSTSCHG pin. Writing a 0 has no meaning.

6.4.5 Socket Control register

The Socket Control Register provides control of the socket's Vcc and Vpp. All bits in this register is cleared to zero and the power is removed from the socket when PCITST# is asserted. The supply voltage to the PC card is determined by the interrogation of CCD1#, CCD2#, CVS1, and CVS2 according to the card type detection mechanism described in the CardBus specification. The R5C476II do not supply a Vcc voltage that is not indicated by the VS decode.



6-8 REv.1.4 RIGOM ©1999

Bit	Field Name	Description				
31-8	Reserved	This field is reserved for future use. This field is read-only and returns zero when read. Writing to this field has no meaning.				
7	StopClock	Setting this bit to one, stops the CardBus clock con the card does not support this protocol, the CardBus regardless of the card status. The default after res	Bus clock will be stopped			
6-4	Vcc Control	This field is used to control the Vcc power to the PC Card via external control logic. The bridge determines the voltages that can be applied by decoding the CD and VS signals per the CardBus specification. Those bits and the voltages available in the system determine the correct Vcc options. The value written to this register must agree with the value needed to apply the correct value of Vcc. The bridge must not allow an incorrect Vcc voltage to be applied to a socket. The voltages available are shown in the Status Register.				
		Bit 654	VCC3EN# VCC5EN#*			
		000 Requested Vcc voltage = power off 001 Reserved 010 Requested Vcc voltage = 5.0V 011 Requested Vcc voltage = 3.3V 100 Reserved 101 Reserved 110 Reserved 111 Reserved	H H H L L H H H H H H H H H H H H H			
3	Reserved	This bit is reserved for future use. This bit is read-this field has no meaning.	only and returns zero. Writing to			
2-0	Vpp Control	This field is used to switch the Vpp power using e bridge has no knowledge of a card's Vpp voltage determine the needed voltage from the card's CIS Bit	requirement. Software must			
		210 000 Requested Vpp voltage = power off 001 Requested Vpp voltage = 12.0V 010 Requested Vpp voltage = 5.0V 011 Requested Vpp voltage = 3.3V H 001 Reserved 101 Reserved 110 Reserved 111 Reserved				

7 16-Bit(PC CARD-16) SOCKET STATUS/CONTROL REGISTERS

7.1 Overview

PC Card-16 Socket Status/Control Registers manage status changed events, remote wakeup events, PC Card insertion/removal, and status information about the PC Card in the socket. These registers are used only for PC Card-16.

7.2 Register Space mapping

Socket Status/Control Registers for PC Card-16 are placed in the top 2Kbyte of the memory mapped I/O space of 4Kbyte pointed by the PC Card Control Register Base Address Register and start at offset 800h. (The bottom 2Kbyte are assigned to PC Card-32 Socket Status/Control Registers.) These register can be also accessed through INDEX/DATA port residing I/O address 3E0/3E2, and maintain the backward compatibility with ISA-PCMCIA controllers.

7.3 Register Configuration

Each socket has PC Card-16 Socket Status/Control Registers that consist of 64 BYTE registers. One set of registers is described in the following sections, with the address offset for each socket. Address offset 845h through FFCh are assigned to reserved register. The reserved registers return 00000000h when read. Writing to the reserved registers has no effect.

Mapping Offset	Legacy Index A	Legacy Index B	Register Name	Mnemonic	Note
800h	00h	40h	Identification and Revision	IDREVS	
801h	01h	41h	Interface Status	IFSTAT	
802h	02h	42h	Power Control	PWCTRL	
803h	03h	43h	Interrupt and General Control	IGCTRL	
804h	04h	44h	Card Status Change	CSCHG	
805h	05h	45h	Card Status Change Interrupt Configuration	CSCINT	
806h	06h	46h	Address Window Enable	AWINEN	
807h	07h	47h	I/O control	IOCTRL	
808h	08h	48h	I/O address 0 Start Low Byte	IOSTL0	
809h	09h	49h	I/O address 0 Start High Byte	IOSTH0	
80Ah	0Ah	4Ah	I/O address 0 Stop Low Byte	IOSPL0	
80Bh	0Bh	4Bh	I/O address 0 Stop High Byte	IOSPH0	
80Ch	0Ch	4Ch	I/O address 1 Start Low Byte	IOSTL1	
80Dh	0Dh	4Dh	I/O address 1 Start High Byte	IOSTH1	
80Eh	0Eh	4Eh	I/O address 1 Stop Low Byte	IOSPL1	
80Fh	0Fh	4Fh	I/O address 1 Stop High Byte	IOSPH1	
810h	10h	50h	System Memory Address 0 Mapping Start Low Byte	SMSTL0	
811h	11h	51h	System Memory Address 0 Mapping Start High Byte	SMSTH0	
812h	12h	52h	System Memory Address 0 Mapping Stop Low Byte	SMSPL0	
813h	13h	53h	System Memory Address 0 Mapping Stop High Byte	SMSPH0	
814h	14h	54h	Card Memory Offset Address 0 Low Byte	MOFFL0	
815h	15h	55h	Card Memory Offset Address 0 High Byte	MOFFH0	
816h	16h	56h	Card Detect and General Control	CDGENC	


Mapping Offset	Legacy Index A	Legacy Index B	Register Name	Mnemonic	Note
817h	17h	57h	Reserved	RSRVD	
818h	18h	58h	System Memory Address 1 Mapping Start Low Byte	SMSTL1	
819h	19h	59h	System Memory Address 1 Mapping Start High Byte	SMSTH1	
81Ah	1Ah	5Ah	System Memory Address 1 Mapping Stop Low Byte	SMSPL1	
81Bh	1Bh	5Bh	System Memory Address 1 Mapping Stop High Byte	SMSPH1	
81Ch	1Ch	5Ch	Card Memory Offset Address 1 Low Byte	MOFFL1	
81Dh	1Dh	5Dh	Card Memory Offset Address 1 High Byte	MOFFH1	
81Eh	1Eh	5Eh	16 bit Global Control	GLCTRL	
81Fh	1Fh	5Fh	ATA Control	ATCTRL	
820h	20h	60h	System Memory Address 2 Mapping Start Low Byte	SMSTL2	
821h	21h	61h	System Memory Address 2 Mapping Start High Byte	SMSTH2	
822h	22h	62h	System Memory Address 2 Mapping Stop Low Byte	SMSPL2	
823h	23h	63h	System Memory Address 2 Mapping Stop High Byte	SMSPH2	
824h	24h	64h	Card Memory Offset Address 2 Low Byte	MOFFL2	
825h	25h	65h	Card Memory Offset Address 2 High Byte	MOFFH2	
826h	26h	66h	Reserved	RSRVD	
827h	27h	67h	Reserved	RSRVD	
828h	28h	68h	System Memory Address 3 Mapping Start Low Byte	SMSTL3	
829h	29h	69h	System Memory Address 3 Mapping Start High Byte	SMSTH3	
82Ah	2Ah	6Ah	System Memory Address 3 Mapping Stop Low Byte	SMSPL3	
82Bh	2Bh	6Bh	System Memory Address 3 Mapping Stop High Byte	SMSPH3	
82Ch	2Ch	6Ch	Card Memory Offset Address 3 Low Byte	MOFFL3	
82Dh	2Dh	6Dh	Card Memory Offset Address 3 High Byte	MOFFH3	
82Eh	2Eh	6Eh	Reserved	RSRVD	
82Fh	2Fh	6Fh	Misc Control 1	MISCC1	
830h	30h	70h	System Memory Address 4 Mapping Start Low Byte	SMSTL4	
831h	31h	71h	System Memory Address 4 Mapping Start High Byte	SMSTH4	
832h	32h	72h	System Memory Address 4 Mapping Stop Low Byte	SMSPL4	
833h	33h	73h	System Memory Address 4 Mapping Stop High Byte	SMSPH4	
834h	34h	74h	Card Memory Offset Address 4 Low Byte	MOFFL4	
835h	35h	75h	Card Memory Offset Address 4 High Byte	MOFFH4	
836h	36h	76h	Card I/O Offset Address 0 Low Byte	IOFFL0	
837h	37h	77h	Card I/O Offset Address 0 High Byte	IOFFH0	
838h	38h	78h	Card I/O Offset Address 1 Low Byte	IOFFL1	
839h	39h	79h	Card I/O Offset Address 1 High Byte	IOFFH1	
83Ah	3Ah	7Ah	General Purpose I/O	GPIO	
83Bh	3Bh	7Bh	Reserved	RSRVD	1
83Ch	3Ch	7Ch	Reserved	RSRVD	1
83Dh	3Dh	7Dh	Reserved	RSRVD	1
					1
83Eh	3Eh 3Fh	7Eh	Reserved	RSRVD	1
83Fh		7Fh	Reserved	RSRVD	1
840h	NA NA	NA	System Memory Page Address 0	SMPGA0	
841h	NA	NA	System Memory Page Address 1	SMPGA1	1
842h	NA	NA	System Memory Page Address 2	SMPGA2	

Mapping Offset	Legacy Index A	Legacy Index B	Register Name	Mnemonic	Note
843h	NA	NA	System Memory Page Address 3	SMPGA3	
844h	NA	NA	System Memory Page Address 4	SMPGA4	

7.4 PCIC Compatible mode (Legacy Mode)

The R5C476II support the PCIC compatible mode, i.e. Legacy mode, that all 16-bit Card Sockets Status/Control registers can be accessed through INDEX/DATA ports which is located at I/O address 03E0h or 03E2h. PCIC compatible mode is enabled by writing a non-zero address to 16-bit Legacy Mode Base Address register. The index and data registers are contiguous in the I/O address space so that a single 16-bit instruction can simultaneously write to the index and data registers. The index range can be set to either 00h to 3Fh for the socket A and 40h to 7Fh for the socket B, or 80h to BFh for the socket A and C0h to FFh for the socket B, by setting the Index Range Select bit (bit3) in the 16-bit Interface Control register of the PCI configuration space.


The below figure shows the status of INDEX/DATA ports when the Legacy Base Address register is set to 03E0h or 03E2h.



7.5 General Setup Registers

7.5.1 Identification and Revision register


This register provides the software with information on PC Card-16.



Bit	Field Name	Description
7-6	InterfaceType	This field indicates the type of PC Card-16 supported by the R5C476II. The R5C476II supports the 16-bit card on the Memory and I/O interface and return 10b when read.
		00 I/O only 01 Memory 10 Memory & I/O 11 Reserved
5-4	Reserved	These bits are reserved for future use. This field is read-only and returns zero when read.
3-0	Revision	This field indicates PCIC revision number. This filed is read-only and returns 0011b when read.

7.5.2 Interface Status register


This register provides information on the status of the PC Card interface.



Bit	Field Name	Description				
7	Reserved	This bit is reserved for future use. This bit is read-only and returns zero when read. Writing to this field has no effect.				
6	PowerActive	This bit indicates whether or not the socket power is on (3.3V or 5V). This bit is set to one when either VCC3EN# or VCC5EN# is turned on, and set to zero when the socket power is turned off.				
5	RDY	This bit indicates the state of the READY/IREQ# input signal. This bit is available only on the PC Card-16 memory interface, and has no meaning on the I/O interface.				
		0 : memory card is busy. 1 : memory card is ready.				
4	WP	This bit indicates the state of the WP/IOIS16# input signal. The memory card will not be write protected unless the WriteProtect bit in the Card Memory Offset High Byte register is set to one, even if the WP signal is a one to maintain the compatibility with 82365SL B-Step. This bit is available only on the PC Card-16 memory interface.				
3-2	CD2,CD1	This field returns the inverse state of CD2# and CD1# when read.				
1-0	BVD2,BVD1	These bits have meanings that depend on the type of the PC Card-16 inserted in the socket. When a 16-bit memory card is inserted, this field indicates the state of the battery voltage detect signals (BVD1,BVD2) as follows:				
		BVD2 BVD1 bit1 bit0 Card Battery				
		Low Low 0 0 Battery Dead Low High 0 1 Warning				
		High Low 1 0 Battery Dead				
		High High 1 1 Battery Good				
		When a 16-bit I/O card is inserted, Bit 0 in this field indicates the state of the BVD1#/STSCHG#/RI# input signal when the Ring Indicate Enable bit in the Interrupt and General Control register is a zero.				

7.5.3 Power Control register

This register controls the output of the R5C476II to the PC Card-16 socket. This register can also control the socket power to maintain the compatibility with the PCIC.




Bit	Field Name	Description
7	OutputEnable	When the R5C476II is on the 16-bit card mode, the output signals listed below are tri-stated when this bit is set to zero, and they are not tri-stated when this bit is set to one. The following output signals are the object:
		CE1#, CE0#,IORD#,IOWR#, OE#, WE#, RESET, ADR[25:0], DATA[15:0], REG#
6-5	Reserved(R/W)	This read/write bit is reserved for future use. Writing to this bit has no effect. The default after reset is zero.
4-0	Power Control	This bit field is used with Bit 0 in the Misc Control 1 register to control VCC3EN#,VCC5EN#,VPPEN0 and VPPEN1. Writing to these bits are enabled only when the power is on or the voltage is changed. The following table shows the relation between power control signals and this bit field.

Bit4	Bit3	Bit2	Bit1	Bit0	Misc Control 1 Bit0	VCC3EN#	VCC5EN#	VPPEN1	VPPEN0
1	Х	Х	0	0	0	1	0	0	0
1	Х	Χ	0	0	1	0	1	0	0
1	Х	Х	0	1	0	1	0	0	1
1	Х	Х	0	1	1	0	1	0	1
1	Х	Х	1	0	0	1	0	1	0
1	Х	Х	1	0	1	0	1	1	0
1	Х	Х	1	1	0	1	0	1	1
1	Х	Х	1	1	1	0	1	1	1
0	Х	Х	Х	Х	X	1	1	0	0

7-6 REV.1.4 RIGOLI ©1999

7.5.4 Interrupt and General Control register

This register controls Ring Indicate Enable, Card Reset, Card Type and Interrupt Steering of IRQs from I/O PC Card-16.




Bit	Field Name				Desc	ription
7	RingIndicateEnable	On the I/O card interface mode, when this bit is set to one, the STSCHG#/RI# from the PC Card-16 signal is used as a Ring Indicator signal and is passed through to the RI_OUT# pin. When this bit is set to zero, the STSCHG#/RI# from the I/O PC Card-16 signal is used as the status change signal STSCHG#. The current status of the signal is then available to the read from the Interface Status register and this signal can be configured as a source for the card status change interrupt. This bit has no meaning on the memory card interface mode.				
6	CardReset	When this bit is s signal will be active				ignal to the PC Card-16 is activates. This one,
5	CardType					en this bit is set to zero, a memory card to one, an I/O card interface is selected.
4	Reserved(R/W)	This read/write bit	is rese	erved fo	or future	use.
3-0	IREQ-IRQ		its are	availab		r the IREQ#/CINT# signal from I/O PC when the IREQ-ISA Enable bit in the IRQ selection IRQ disabled Reserved Reserved IRQ3 IRQ4 IRQ5 Reserved IRQ7 Reserved IRQ9 IRQ10 IRQ10 IRQ11 IRQ12 Reserved IRQ12 Reserved IRQ12 Reserved IRQ14 IRQ15

7.5.5 Card Status Change register

This register contains the status for sources of the card status change interrupts. These sources can be enabled to generate a card status change interrupt by setting the corresponding bit in the Card Status Change Interrupt Configuration register. Each bits in this register read back 0 when the corresponding status enable bits in the Card Status change Interrupt Configuration are set to 0. When the Card Status Change Acknowledge mode bit in the 16-bit Global Control register is set to 1, the acknowledgment of sources for the Card Status Change Interrupt is performed by writing back 1 to the appropriate bit in the Cad Status Change Register that was read as 1b. Once the internal source is acknowledged by writing a 1 to the bit, the bit reads back as 0. The interrupt signal INTA#/INTB# or IRQx responding to the card status change maintains to be active, if enabled on a system IRQ line, until all of the bits in this register are zero. When the Card Status Change Acknowledge mode bit in the 16-bit Global Control register is not set, the Card Status Change Interrupt signal maintains to be active, if enabled on a system IRQ line, until the Card Status Change register is read. The read operation to the Card Status Change register resets all bits in the register.

If two or more Card Status Change Interrupts are pending or a Card Status Change Interrupt condition occurs while another is being serviced, the R5C476II does not generate a second interrupt. The interrupt service routing must read the Card Status Change register to ensure that all interrupt requests is serviced before exiting the service routines.




Bit	Field Name	Description
7-4	Reserved	This field is reserved for future use. This field is read-only and returns zeros when read.
3	Card Detect Change	This bit is set to 1 when a change on either CD1# or CD2# signals occurs. This bit is not set unless the Card Detect Enable bit in the Card Status Change Interrupt Configuration register is set. Both CCD1# and CCD2# bits in the Socket Event register are cleared by a read clear or a write back clear. And also, this bit is cleared when either CCD1# or CCD2#, or both of CCD1# and CCD2# are cleared by a write back clear.
2	ReadyChange	This bit is set to 1 when a low-to-high transition occurs on the RDY/BSY# signal, indicating that the memory PC Card-16 is ready to accept a new data transfer. This bit is not set unless the Ready Enable bit in the Card Status Change Interrupt Configuration register is set. This bit is always zero on I/O PC Card-16.
1	BatteryWarning	This bit is set to 1 when a battery warning condition is detected. This bit is not set unless the Battery Warning Enable bit in the Card Status Change Interrupt Configuration register is set. This bit is always zero on I/O PC Card-16.
0	BatteryDead /STSCHG#	On the memory PC Card-16 interface mode, this bit is set to 1 when a battery dead condition is detected. On the I/O PC Card-16 interface mode, this bit is set to 1 when the BVD1/STSCHG# signal is asserted "low", but then, this bit reads back as 0 if the Ring Indicate Enable bit in the Interrupt and General Control register is set to 1. This bit is not set unless the Battery Enable bit in the Card Status Change Interrupt Configuration register is set.

7-8 REV.1.4 RIGOM ©1999

7.5.6 Card Status Change Interrupt Configuration register


This register controls the steering of Card Status Change Interrupt and the enabling of Card Status Change Interrupt.



Bit	Field Name				Desc	ription
7-4	CSC-IRQ	This field selects the interrupt routing for card status change interrupts. When this field is set to the reserved value or 0000b, the card status change interrupt is routed to INTA#/INTB#. The default after reset is 0000b. This field is reset when the RegResetEnable bit in the Card Detect and General Control register is set and the card is removed.				
		bit7	bit6	bit5	bit4	IRQ selection
		0	0	0	0	IRQ disabled
		l ő	0	0	1	Reserved
		Ö	0	1	Ö	Reserved
		0	Ö	1	1	IRQ3
		Ö	1	Ö	Ö	IRQ4
		0	1	0	1	IRQ5
		0 1 1 0 Reserved				
		0 1 1 1 IRQ7				
		1	0	0	0	Reserved
		1	0	0	1	IRQ9
		1	0	1	0	IRQ10
		1	0	1	1	IRQ11
		1	1	0	0	IRQ12
		1	1	0	1	Reserved
		1	1	1	0	IRQ14
		1	1	1	1	IRQ15
3	CardDetectEnable	When this bit is set to 1, the interrupt is generated when a change is detected on either CD1# or CD2#.				
2	ReadyEnable	Setting this bit to 1 enables the card status change interrupt when a low-to-high transaction occurs on the RDY/BSY# signal. This bit has no meaning on the I/O PC Card-16 interface.				
1	BatteryWarningEnable	Setting this bit to 1 enables the card status change interrupt when a battery warning conditions is detected. This bit has no meaning on the I/O PC-Card-16 interface.				
0	BatteryDeadEnable (STSCHG#Enable)	Setting this bit to 1 enables a Card Status Change Interrupt when a battery dead condition is detected in a memory PC Card-16. In an I/O PC Card-16, setting this bit to 1 enables a Card Status Change Interrupt when the BVD1/STSCHG# signal is pulled "Low". Setting this bit to 0 disables the interrupt.				

7.5.7 Card Detect and General Control register


This register is used to reset the configuration registers and report the selected status of voltage stored to the card.



Bit	Field Name	Description
7-6	VS2,VS1	These bits indicate the state of VS2 and VS1. The default after reset is zero.
5	Software Card Detect Interrupt	Setting this bit to 1 enables to generate the Card Detected Interrupt, and then one should note that both CCD1# and CCD2# bits in the Socket Event register are set by writing to this bit. This bit is a phantom bit and returns zero when read.
4	Card Detect Resume Enable	When this bit is set to1, then once a card detect change is detected on the CD1# or CD2# inputs, RI_OUT# output goes from "high" to "low".
3-2	Reserved(R/W)	This read/write field is reserved for future use. The default after reset is zero.
1	RegResetEnable	When this bit is set to 1, a reset pulse is generated to reset the following configuration registers for the socket to their default state (zero's) when both the CD1# and CD2# inputs for the socket go "high".
		Interrupt and General Control Card Detect Interrupt Configuration (CSC-IRQ bits only*) Address Window Enable I/O Control I/O Address {0,1} Start Low Byte I/O Address {0,1} Start High Byte I/O Address {0,1} Stop Low Byte I/O Address {0,1} Stop Low Byte I/O Address {0,1} Stop High Byte System Memory Address {0,1,2,3,4} Start Low Byte System Memory Address {0,1,2,3,4} Start High Byte System Memory Address {0,1,2,3,4} Stop Low Byte System Memory Address {0,1,2,3,4} Stop High Byte Card Memory Offset Address {0,1,2,3,4} Start Low Byte Card Memory Offset Address {0,1,2,3,4} Stop High Byte
0	Reserved(R/W)	This read/write bit is reserved for future use. The default after reset is zero.

7.5.8 16 bit Global Control register


This register controls both PC Card sockets, and is not duplicated for each socket. PCI reset clears all bits in this register.



Bit	Field Name	Description
7-4	Reserved	This field is reserved for future use. This field is read-only and returns zero when read.
3	IREQTriggerMode	This bit selects level mode interrupts for IRQx generated by the particular PC card interrupts. When this bit is set to 1, it selects level mode. And also when this bit is set to 0, it selects edge mode. The default is zero.
2	CSCAckMode	When this bit is set to 1, each Card Status Change Interrupt is acknowledged with an explicit write of 1 to the Card Status Change register bit that identifies the interrupt a corresponding bit is reset to 0. When this bit to 0, each Card Status Change Interrupt is acknowledged by reading the Card Status Change register all bits are reset to 0.
1	Level Mode Interrupt Enable	When this bit is set to 1, level mode is selected. And IRQx go from tri-stated to low whenever the interrupt is active. When this bit is set to 0, edge mode is selected. And IRQx go from tri-stated to low when the interrupt is enabled, and go from low to high when the interrupt is active, and also go to low when the interrupt is inactive. This bit is tri-stated when the interrupt is disabled.
0	Reserved(R/W)	This read/write bit is reserved for future use.

7.5.9 Address Window Enable register

This register controls enabling of the memory and I/O mapping windows to the PC Card memory or I/O space. All bits in this register are cleared after reset.




Bit	Field Name	Description
7	I/Owin1Enable	This bit controls whether or not the I/O window 1 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the I/O window 1. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the I/O window 1. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.
6	I/Owin0Enable	This bit controls whether or not the I/O window 0 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the I/O window 0. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the I/O window 0. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.
5	Reserved(R/W)	This read/write bit is reserved for future use. The default after reset is zero.
4	MemWin4Enable	This bit controls whether or not the memory window 4 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the memory window 4. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the memory window 4. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.
3	MemWin3Enable	This bit controls whether or not the memory window 3 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the memory window 3. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the memory window 4. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.
2	MemWin2Enable	This bit controls whether or not the memory window 2 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the memory window 2. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the memory window 4. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.
1	MemWin1Enable	This bit controls whether or not the memory window 1 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the memory window 1. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the memory window 4. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.
0	MemWin0Enable	This bit controls whether or not the memory window 0 is enabled. When this bit is set to 0, the card enable signal is inhibited to access to the PC Cards through the memory window 0. When this bit is set to 1, the card enable signal is not inhibited when access addresses to the PC Cards are passed to the memory window 4. Start and Stop registers in the corresponding window must be set to the proper value before setting this bit.

7.6 I/O Window Control Register Description

7.6.1 I/O Control register


This register controls the I/O data path size and the access timing specification for the I/O windows 0 and 1. All bits in this register are cleared after reset.



Bit	Field Name	Description
7	I/Owin1Enhance Timing	When this bit is set to 1, 16-bit I/O card access timing for I/O window 1 is determined by user defined timing in the 16-bit I/O timing 0 register. When this bit is set to 0, the default timing is selected. The default after reset is zero. User defined timing is valid when 16-bit I/O Enhance Timing bit in the 16-bit Interface Control register is set to 1 regardless of this bit being set to 0.
6	Reserved(R/W)	This read/write bit is reserved for future use. The default after reset is zero.
5	I/Owin1AutoSize	This bit indicates how to select the I/O data path size to the PC Card-16. When this bit is set to 1, the data path size for I/O window 1 is determined by the IOIS16# signal from PC Card-16. When this bit is set to 0, it is determined by the I/Owin1DataSize bit.
4	I/Owin1DataSize	This bit selects the I/O data path size to the PC Card-16. When this bit is set to 1, 16-bit data path is selected. When this bit is set to 0, 8-bit data path is selected. This bit is ignored when I/Owin1AutoSize is 1b. This bit takes precedence of PCI command.
3	I/Owin0Enhance Timing	When this bit is set to 1, 16-bit I/O card access timing for I/O window 0 is determined by user defined timing in the 16-bit I/O timing 0 register. When this bit is set to 0, the default timing is selected. The default after reset is zero. User defined timing is valid when 16-bit I/O Enhance Timing bit in the 16-bit Interface Control register is set to 1 regardless of this bit being set to 0.
2	Reserved(R/W)	This read/write bit is reserved for future use. The default after reset is zero.
1	I/Owin0AutoSize	This bit indicates how to select the I/O data path size to the PC Card-16. When this bit is set to 1, the data path size for I/O window 0 is determined by the IOIS16# signal from PC Card-16. When this bit is set to 0, it is determined by the I/Owin0DataSize bit.
0	I/Owin0DataSize	This bit selects the I/O data path size to the PC Card-16. When this bit is set to 1, 16-bit data path is selected. When this bit is set to 0, 8-bit data path is selected. This bit is ignored when I/Owin0AutoSize is 1b. This bit has priority over the PCI command.

7.6.2 I/O Address 0-1 Start Low Byte register

These two registers contain the lower address bits that are used to determine the start address of the corresponding I/O address windows 0 and 1. This provides a minimum 1 byte window for the corresponding I/O address window if the start address and stop address are the same.




	Window 0	Window 1
Offset	808h	80Ch

Bit	Field Name	Description
7-0	StartAddress A7A0	I/O Window 0-1 Start Address A7 A0:

7.6.3 I/O Address 0-1 Start High Byte register

These two registers contain the upper address bits that are used to determine the start address of the corresponding I/O address windows 0 and 1.




	Window 0	Window 1
Offset	809h	80Dh

Bit	Field Name	Description
7-0	StartAddress A15A8	I/O Window 0-1 Start Address A15A8:

7.6.4 I/O Address 0-1 Stop Low Byte register

These two registers contain the lower address bits that are used to determine the top address of the corresponding I/O address windows 0 and 1. This provides a minimum 1 byte window for the corresponding I/O address window if the start address and stop address are the same.




	Window 0	Window 1
Offset	80Ah	80Eh

Bit	Field Name	Description
7-0	StopAddress A7A0	I/O Window 0-1 Stop Address A7 A0:

7.6.5 I/O Address 0-1 Stop High Byte register

These two register contain the upper address bits that are used to determine the stop address of the corresponding I/O address windows 0 and 1.




	Window 0	Window 1
Offset	80Bh	80Fh

Bit	Field Name	Description
7-0	StopAddress A15A8	I/O Window 0-1 Stop Address A15A8:

7-16 REV.1.4 REV.1.4

7.6.6 Card I/O Offset Address 0-1 Low Byte register

These two registers contain the lower offset address bits that are added to system address bits A[7:1] to generate the PC Card-16 I/O address for I/O address windows 0 and 1.




	Window 0	Window 1
Offset	836h	838h

Bit	Field Name	Description
7-1	Offset Address A7A1	I/O Window 0-1 Card I/O Offset Address A7A1:
0	Reserved	This bit is reserved and returns zero when read.

7.6.7 Card I/O Offset Address 0-1 High Byte register

These two registers contain the upper offset address bits that are added to the system address bits A[15:8] to generate the PC Card-16 I/O address for I/O address windows 0 and 1.




	Window 0	Window 1	
Offset	837h	839h	

Bit	Field Name	Description
7-0	OffsetAddress A15A8	I/O Window 0-1Offset Address A15A8:

7.7 Memory Window Control Registers

7.7.1 System Memory Address 0-4 Mapping Start Low Byte register

These five registers contain the lower address bits that indicate the start address of the system memory address mapping windows 0,1,2,3 and 4. The register's contents correspond to PCI memory address bits A[19:12], and are used to determine whether memory access are valid. Therefore mapping of each system memory can start and stop on any 4Kbyte boundary of the system memory.




	Window0	Window1	Window2	Window3	Window4
Offset	810h	818h	820h	828h	830h

Bit	Field Name	Description
7-0	StartAddress A19A12	System Memory Address Mapping Window 0-4 Start Address A19 A12:

7-18 REV.1.4 REV.1.4

7.7.2 System Memory Address 0-4 Mapping Start High Byte register

These five registers contain the upper address bits that indicate the start address of the system memory address mapping windows 0,1,2,3 and 4. The register's contents correspond to PCI memory address bits A [23:20], and are used to determine whether memory access are valid. And also, the data path size of each windows are controlled by a bit in its corresponding register.




	Window0	Window1	Window2	Window3	Window4
Offset	811h	819h	821h	829h	831h

Bit	Field Name	Description
7	DataSize	This bit selects the memory data path size to the PC Card-16. When this bit is set to 1, 16-bit data path is selected. When this bit is set to 0, 8-bit data path is selected. This bit has priority over the PCI command.
6-4	Reserved(R/W)	This read/write bit field is reserved.
3-0	StartAddress A23A20	System Memory Address Mapping Window 0-4 Start Address A23 A20:

7.7.3 System Memory Address 0-4 Mapping Stop Low Byte register

These five registers contain the lower address bits that indicate the stop address of the corresponding system memory address mapping windows 0,1,2,3 and 4. The register's contents correspond to PCI memory address bits A [19:12], and are used to determine whether memory access are valid.




	Window0	Window1	Window2	Window3	Window4
Offset	812h	81Ah	822h	82Ah	832h

Bit	t	Field Name	Description
7-0)	StopAddress A19A12	System Memory Address Mapping Window 0-4 Stopt Address A19 A12:

7-20 REV.1.4 RIGOM ©1999

7.7.4 System Memory Address 0-4 Mapping Stop High Byte register

These five registers contain the upper address bits that indicate the stop address of the corresponding system memory address mapping windows 0,1,2,3 and 4. The register's contents correspond to PCI memory address bits A [23:20], and are used to determine whether memory access are valid. Two bits in each of the registers select the PC Card-16 access timing for the corresponding system memory window.




	Window0	Window1	Window2	Window3	Window4
Offset	813h	81Bh	823h	82Bh	833h

Bit	Field Name	Description
7-6	MemEnhanceTiming	Timing parameters for memory PC Card-16 are independently configured for each Common Memory Window by programming these timing bits. The default timing mode is 00b, and only the default timing is used for Attribute memory. User defined timing is valid when 16-bit Memory Enhance Timing bit in the 16-bit Interface Control register is set to 1 regardless of this bit being set to 0. 00b = Default Timing 01b = Enhance Timing 10b = Enhance Timing 11b = Enhance Timing
5-4	Reserved(R/W)	This read/write bit field is reserved.
3-0	StopAddress A23A20	System Memory Address Mapping Window 0-4 Stop Address A23 A20:

7.7.5 Card Memory Offset Address 0-4 Low Byte register

These five registers contain the lower offset address bits that are added to system address bits A[19:12] to generate the PC Card-16 memory address for I/O windows 0,1,2,3 and 4.




	Window0	Window1	Window2	Window3	Window4
Offset	814h	81Ch	824h	82Ch	834h

Bit	Field Name	Description
7-0	OffsetAddress A19A12	Card Memory Offset Address A19 A12:

7-22 REv.1.4 REv.1.4

7.7.6 Card Memory Offset Address 0-4 High Byte register

These five registers contain the upper offset address bits that are added to system address bits A[23:20] to generate the PC Card-16 memory address for I/O windows 0,1,2,3 and 4. These register also control PC Card-16 memory software write protect for the corresponding system memory windows, and select whether the memory windows are mapped to attribute memory, or to common memory on the PC Card-16.




	Window0	Window1	Window2	Window3	Window4
Offset	815h	81Dh	825h	82Dh	835h

Bit	Field Name	Description
7	WriteProtect(WP)	When this bit is set to 1, write transactions to the PC Card-16 through the corresponding system memory window are inhibited. When this bit is set to 0, write transactions are allowed. The WP switch on the memory card sets the Memory Write Protect bit in the Interface Status register, but setting it enables the memory write cycles to block.
6	REGActive	When this bit is set to 1, accesses to the system memory window are changed over accesses to the attribute memory on the PC Card by asserting REG# "low". When this bit is set to 0, accesses to the system memory window are changed over accesses to the common memory on the PC Card by asserting REG# "high".
5-0	OffsetAddress A25A20	Card Memory Offset Address A25 A20:

7.7.7 System Memory Page Address 0-4 register

This register contains an 8-bit page address that allows selection of a 16 Mbyte window page in the 4 Gbyte memory address space in which socket memory window are mapped. Access to a window is allowed only when the page address in the corresponding Card Memory Page Address register matches PCI memory address bits A[31:24], indicating a page hit. Reset clears all bits in this register, so that the default page is the first page (i.e., 0-16 Mbyte address range). This register can not be accessed through I/O address 3E0h/3E2h ports.



	Window0	Window1	Window2	Window3	Window4
Offset	840h	841h	842h	843h	844h


В	Bit	Field Name	Description
7-	7-0 PageAddress A31A24		System Memory Page Address A31 A24:

7-24 REV.1.4 REV.1.4 C1999

7.8 Special Function Registers

7.8.1 ATA Control register


This register contains the information that is used for PCMCIA-ATA mode.



Bit	Field Name	Description
7-3	ATAaddressA25A21	This field contains the card address 25-21 in PCMCIA-ATA mode. This field has no effect excepting this meaning.
2	Reserved(R/W)	This read/write bit is reserved.
1	LEDenable	When this bit is set to1, IRQ12 becomes open drain output suitable for driving an LED (driven whenever the card-SPKR output is turned on, and corresponding SPKR# is LED input bit is set). This bit works independent of Bit 0 (ATA mode). But, this bit does not work on the Serial IRQ mode.
0	ATAmode	When this bit is set to 1, PCMCIA-ATA mode is selected.

7.8.2 Misc Control 1 register


This register controls the miscellaneous signals like INPCK# and IREQ# for the PC Card-16.



Bit	Field Name	Description	
7	Reserved(R/W)	This read/write bit is reserved for future use.	
6	DREQ Sense Select	When this bit is set to 1, the DREQ# signal is "high" active. When this bit is set to 0, the DREQ# signal is "low" active. The default after reset is zero.	
5-4	DREQ Enable	This field determines which signal asserted as the DREQ signal, at the same time DREQ input is enabled. The default is this field returns zero and DREQ input is disabled. 00 DREQ disabled 01 INPACK# is assigned as DREQ.	
		10 WP/IOIS16# is assigned as DREQ. 11 BVD2/SPKR# is assigned as DREQ.	
3	ZV Port Enable	When this bit is set to 1, the PC Card-16 interface is Zoomed Video Port mode. Therefore, the card address lines CADR[25:4] are put in tri-state, and then replaced by Zoomed Video Port signals, with BVD2/SPKR# and INPACK#, which carry video/audio data from the PC Card-16 to the ZV port. The default is zero.	
2	INPACK# Enable	When this bit is set to 1, the INPACK# signal is enabled on the PC Card-16 interface. The R5C476II returns ones on I/O read unless INPACK# is asserted, and ends normally. When this bit is set to 0, the INPACK# signal is disabled.	
1	IREQ Sense Select	When this bit is set to 1, the IREQ# signal is "high" active. When this bit is set to 0, the IREQ# signal is "low" active.	
0	Voltage Select	This bit is used with Bit4-0 in the Power Control register in order to control the Socket voltage. The setting is described in Power Control Register section.	

7.8.3 General Purpose I/O register

This register contains the general purpose I/O signals. IRQ3,4,5 and 7 asserted to GPIO(General Purpose I/O) pins can be determined by user without effect on the controller transaction. The default is input mode. The state of this register that is input can be read by Bit 3-0. The state of each bits in this register which is output are output through GPIO 3-0 pins.



Bit	Field Name	Description
7	GPIO Direction 3	GPIO Data 3 I/O change signal. When this bit is set to 0, GPIO Data 3 is input. When this bit is set to 1, CPIO Data 3 is output. The default is zero.
6	GPIO Direction 2	GPIO Data 3 I/O change signal. When this bit is set to 0, GPIO Data 2 is input. When this bit is set to 1, CPIO Data 2 is output. The default is zero.
5	GPIO Direction 1	GPIO Data 3 I/O change signal. When this bit is set to 0, GPIO Data 1 is input. When this bit is set to 1, CPIO Data 1 is output. The default is zero.
4	GPIO Direction 0	GPIO Data 3 I/O change signal. When this bit is set to 0, GPIO Data 0 is input. When this bit is set to 1, CPIO Data 0 is output. The default is zero.
3	GPIO Data 3	General Purpose I/O bit 3. The default is input.
2	GPIO Data 2	General Purpose I/O bit 2. The default is input.
1	GPIO Data 1	General Purpose I/O bit 1. The default is input.
0	GPIO Data 0	General Purpose I/O bit 0. The default is input.

7.9 PCIway DMA Operation Registers

The R5C476II supports PCIway DMA operation in order to maintain the compatibility with the existing 16-bit card using ISA DMA operation. The DMA slave channel has a block of 8, 16 bit registers, defined below. This block is locatable anywhere in the legacy 64k I/O space, by programming the DMA Slave Configuration Register. All registers are I/O registers offset from the base address loaded in the DMA Slave Configuration register.


Slave Address	R/W	Register Name
base + 0h	W	Base Address 0-7
base + 0h	R	Current Address 0-7
base + 1h	W	Base Address 8-15
base + 1h	R	Current Address 8-15
base + 2h	W	Base Address 16-23
base + 2h	R	Current Address 16-23
base + 3h	W	Base Address 24-31
base + 3h	R	Current Address 24-31
base + 4h	W	Base Word Count 0-7
base + 4h	R	Current Word Count 0-7
base + 5h	W	Base Word Count 8-15
base + 5h	R	Current Word Count 8-15
base + 6h	W	Base Word Count 16-23
base + 6h	R	Current Word Count 16-23
base + 7h	N/A	Reserved
base + 8h	W	Command
base + 8h	R	Status
base + 9h	W	Request
base + Ah	N/A	Reserved
base + Bh	W	Mode
base + Ch	W	Reserved
base + Dh	W	Master Clear
base + Eh	N/A	Reserved
base + Fh	R/W	Multi-Channel Mask

Programming Model for Single DMA Slave Channel

7-28 REv.1.4 REv.1.4

7.9.1 Base and Current Address register


This register is used to form part of the address for DMA transfers. The function of this register is the same as for legacy DMA. This register corresponds to the Base Address register of the 8237 for write operations. This register contains the Current address for read operations.



Bit	Field Name	Description
31-24	High Address	This bit field corresponds to the Base Address register of 8237 for write operations. This register contains the Current address for read operations. This bit field corresponds to the base and current address bit[31:24]. This field is reset to 00h during DMA transfers from the R5C476II to memory unless Non Legacy Extended Addressing bit in DMA Slave Configuration register is set to one. The default is 00h.
23-16	Mid High Address	This bit field corresponds to the Base Address register of 8237 for write operations. This register contains the Current address for read operations. When 8-bit transfer mode is selected in DMA Slave Configuration register, this bit field contains the starting address bits[23:16]. When 16-bit transfer mode is selected in the DMA Slave Configuration register, this bit field contains the starting address bits[23:17] and Bit 16 of this field is not used for anything. The default is 00h.
15-8	Mid Low Address	This bit field corresponds to the Base Address register of 8237 for write operations. This register contains the Current address for read operations. When 8-bit transfer mode is selected in DMA Slave Configuration register, this bit field contains the starting address bits[15:8]. When 16-bit transfer mode is selected in the DMA Slave Configuration register, this bit field contains the starting address bits[16:9]. The default is 00h.
7-0	Low Address	This bit field corresponds to the Base Address register of 8237 for write operations. This register contains the Current address for read operations. When 8-bit transfer mode is selected in DMA Slave Configuration register, this bit field contains the starting address bits[7:0]. When 16-bit transfer mode is selected in the DMA Slave Configuration register, this bit field contains the starting address bits[8:1]. The default is 00h.

7.9.2 Base and Current Word Count register

This register corresponds to the Base Count of the 8237 for write operations. This register corresponds to the Current Word Count register for read operations. DMA transfers are counted by transaction, not by byte, word, or double word. The count registers count down from the programmed value to zero and then one more. Therefore this written register is the total count of transactions plus one, and reads out the number of reaming transactions when read.




Bit	Field Name	Description
31-24	Reserved	This field is reserved and returns zero when read.
23-16	High Count	This field can be used to increase the total number of transfers above original 64K transfers of the 8237 when Non Legacy Extended Addressing bit in the DMA Slave Configuration register is set to one. The default is 00h.
15-8	Mid Count	This field corresponds to the Base Count register of the 8237 for write operations. This field corresponds to the Current Word Count register for read operations. The default is 00h.
7-0	Low Count	This field corresponds to the Base Count register of the 8237 for write operations. This field corresponds to the Current Word Count register for read operations. The default is 00h.

7-30 REV.1.4 REV.1.4

7.9.3 Command and Status register


The function of the Command register is the same as for Legacy DMA, which also means that Memory to Memory functionality is not supported because it is not supported in a Legacy PC. Writing to this register has no meaning except for Bit 2. The R5C476II returns the same TC indication on bit[3:0] and the same channel request on bit[7:4] as the DMA slave during status read. It is the DMA Master's responsibility to properly assemble the contents of this register.



Bit	Field Name	Description
7	Channel Request 3	Writing to this bit has no meaning. Returns PC Card DMA request line inverted When read. The Default is zero.
6	Channel Request 2	Writing to this bit has no meaning. Returns PC Card DMA request line inverted When read. The Default is zero.
5	Channel Request 1	Writing to this bit has no meaning. Returns PC Card DMA request line inverted When read. The Default is zero.
4	Channel Request 0	Writing to this bit has no meaning. Returns PC Card DMA request line inverted When read. The Default is zero.
3	TC indication 3	Writing to this bit has no meaning. Returns TC when read. The default is zero.
2	DMA disable/ TC indication 2	When this bit is set to one, DMA transfer is disabled. Returns TC when read. The default is zero.
1	TC indication 1	Writing to this bit has no meaning. Returns TC when read. The default is zero.
0	TC indication 0	Writing to this bit has no meaning. Returns TC when read. The default is zero.

7.9.4 Request register


The function of the Request register is the same as that of the 8237. Read from this register is undefined and only the Set Request bit has the meaning for this implementation.



Bit	Field Name	Description
7-3	Undefined	Returns zero when read.
2	Set Request	When the transfer mode bits are set to the block transfer mode, this bit initiates transfers with no hardware request present on the PC Card interface.
1-0	Undefined	Returns zero when read.

7.9.5 Mode Register


This register emulates the mode register of the 8237. This register, unlike the 8237 mode register, is readable.



Bit	Field Name	Description
7-6	Request Mode	This bit field determines the request mode to be used. The default is zero.
		00 Demand Mode 01 Single Transfer Mode
		10 Block Mode Select 11 not implemented
5	Address Decrement	When this bit is set to one, the address is generated by proceeding downward from the base address until the count is exhausted. When this bit is reset, the address is generated by increment until the end of transfer. The default is zero.
4	Auto Initialize	When this bit is set to one, the DMA controller is put in autoinitialize mode. In this mode the Current address and count registers are reloaded from the Base registers. This sets the DAM controller up to do a new transfer at the end of the current transfer. The default is zero.
3-2	Transfer Mode	This bit field determines the transfer mode to be used. The default is zero.
		00 Verify Mode (does DMA Write at PC card interface) 01 DMA Write 10 DMA Read 11 Reserved
1-0	Ignored	This field is Scratch bits. The default is zero.

7.9.6 Master Clear register

This register emulates the Master Clear register of the 8237. The R5C476II has no temporary register to read back, unlike the 8237, so read back is not supported. When this register is written the DMA section of the R5C476II assumes the same state as caused by PCI_RESET#. The data is "don't care". The DMA Slave configuration register is not affected by writing to this register.




Bit	Field Name	Description
7-0	Master Clear	When this register is written the DMA section of the R5C476II assumes the same state as caused by PCI_RESET#. The DMA Slave Configuration register is not affected by writing to this register. The default is zero.

7-34 REV.1.4 REV.1.4

7.9.7 Mask register

This register emulates the Mask registers of the 8237. The R5C476II, unlike the 8237, supports only one channel represented here. Read back is supported. When this bit is one, the DREQ signal from the PC Card is ignored. And when this bit is zero, DMA requests are enabled. This bit is automatically set unless Autoinitilize bit is set when a transfer completes.



Bit	Field Name	Description
7-1	Ignored	Writing this bit has no meaning. The default is zero.
0	Mask	When this bit set to one, the DREQ signal is ignored. When this bit is set to zero, DMA requests are enabled. This bit is automatically set unless Autoinitilize bit is set when a transfer completes.

8 ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum rating

Symbol	Parameter	Min	Unit	Condition	note
Vcc 1	Supply Voltage Range 1	-0.3 ⊇ 6.6	V	GND=0V	1
Vcc 2	Supply Voltage Range 2	-0.3 ⊇ 5.0	V	GND=0V	2
Vte	Voltage on Any Pin	-0.3 ⊇ Vcc+0.3	V	GND=0V	
Topr	Ambient Temperature under bias	-40 ⊇ 85	°C		
Tstg	Storage Temperature Range	-55 ⊇ 125	°C		
ESD1	Human Body Model	±1.0	KV	C=100pF R=1.5KΩ	
ESD2	Charged Device Model	±1.0	KV		
LATUP	Latch-up	±100	mA	5ms	3

note 1 : Applied for Vcc_xxx except for Vcc_core .

note 2 : Applied for Vcc_core only.

note 3: The clamping voltage of the trigger pulse power source should be below a value of Vte.

Note: Stresses above those listed may cause permanent damage to system components. These are stress ratings only. Functional operation at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

8.2 DC Characteristics

8.2.1 Recommended Operating Conditions for Power Supply

Power Pin	Parameter		Тур	Max	Unit	Note
VCC_PCI	Supply Voltage for PCI interface (3.3V Operation)	3.0	3.3	3.6	٧	
VCC_CORE	Supply Voltage for Core Logic (3.3V Operation)	3.0	3.3	3.6	V	
VCC_CORE	Supply Voltage for Core Logic (2.5V Operation)	2.3	2.5	2.7	V	
VCC_AUX	Supply Voltage for System Interface Signals	3.0	3.3	3.6	V	
VCC_SLOTA/B	Supply Voltage for Card Socket A/B (5.0V Operation)	4.75	5.0	5.25	V	
VCC_SLOTA/B	Supply Voltage for Card Socket A/B (3.3V Operation)	3.0	3.3	3.6	V	

8.2.2 PCI Interface

For 3.3V signaling

(VCC_CORE=3.0⊇3.6V, VCC_PCI=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Test Condition	Note
VIH	Input High Voltage	0.5Vcc_PCI	5.75	V		1
VIL	Input Low Voltage	-0.5	0.3Vcc_PCI	V		1
VOH	Output High Voltage	0.9Vcc_PCI		V	Iout=-500μA	1
VOL	Output Low Voltage		0.1Vcc_PCI	V	Iout=1500μA	1
IILk	Input Leakage Current		±10	μА	Vin=0~Vcc_PCI	1
Cin	Input Pin Capacitance		10	pF		1
Cclk	PCICLK Pin Capacitance		12	pF		1

Note 1: Applied for PCICLK, CLKRUN#, PCIRST#, AD[31:0], C/BE#[3:0], PAR, FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, IDSEL, PERR#, SERR#, REQ#, GNT#, INTA#, INTB# pins

8.2.3 16-bit PC Card Interface

For 5V signaling

(VCC_CORE=3.0⊇3.6V, VCC_SLOTA/B=4.75⊇5.25V, Ta=0⊇70°C)

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition	Note
VIH	Input High Voltage	2.4		Vcc_SLOTA/B +0.3	V		2
VIL	Input Low Voltage	-0.3		0.8	V		2
VOH1	Output High Voltage	2.4			V	lout=-8mA	2
VOH2	Output High Voltage	2.4			V	lout=-4mA	2,3
VOL1	Output Low Voltage			0.4	V	lout=8mA	2
VOL2	Output Low Voltage			0.4	V	lout=4mA	2,3
IILk	Input Leakage Current			±10	μА	Vin=0⊇ Vcc_SLOTA/B	2
IIL1	Input Leakage Current (Pull-up)		-120		μА	Vin=0	2,4
Cin	Input Pin Capacitance			10	pF		2

For 3.3V signaling

(VCC_CORE=2.3₂2.7V or 3.0₂3.6V, VCC_SLOTA/B=3.0₂3.6V, Ta=0₂70°C)

	<u> </u>					· /	
Symbol	Parameter	Min	Тур	Max	Unit	Test Condition	Note
VIH	Input High Voltage	2.0		Vcc_SLOTA/B +0.3	V		2
VIL	Input Low Voltage	-0.3		0.6	V		2
VOH1	Output High Voltage	2.4			V	lout=-4mA	2
VOH2	Output High Voltage	2.4			V	lout=-2mA	3
VOL1	Output Low Voltage			0.4	V	lout=4mA	2
VOL2	Output Low Voltage			0.4	V	lout=2mA	3
IILk	Input Leakage Current			±10	μА	Vin=0⊇ Vcc_SLOTA/B	2
IIL1	Input Leakage Current (Pull-up)		-50		μА	Vin=0	4
Cin	Input Pin Capacitance			10	pF		2

Note 2: Applied for CADR[25:0], CDATA[15:0], CE[2:1]#, IOR#, IOW#, OE#, WE#, REG#,

RDY/IREQ#, WAIT#, WP/IOIS16#, RESET, BVD1/STSCHG#/RI#,

BVD2/SPKR#, INPACK# pins,

if Card interface is configured as a 16-bit Card Socket.

Note 3: Applied for RESET pins

Note 4: Applied for RDY/IREQ#, WAIT#, BVD1/STSCHG#/RI#, BVD2/SPKR#, INPACK# pins

8.2.4 CardBus PC Card Interface

(VCC CORE=2.3⊃2.7V or 3.0⊃3.6V, VCC SLOTA/B=3.0⊃3.6V, Ta=0⊃70°C)

	(100_001k2-2:0 <u>3</u> 2:11 of 0:0 <u>3</u> 0:01, 100_0201A1B-0:0 <u>3</u> 0:01, 1u-0 <u>3</u> 10 o)								
Symbol	Parameter	Min	Тур	Max	Unit	Test Condition	Note		
VIH	Input High Voltage	0.475x Vcc_SLOTA/B		Vcc_SLOTA/B +0.5	٧		6		
VIL	Input Low Voltage	-0.5		0.325x Vcc_SLOTA/B	V		6		
VOH	Output High Voltage	0.9Vcc_SLOT A/B			V	lout=-150μA	6		
VOL	Output Low Voltage			0.1Vcc_SLOT A/B	V	lout=700μA	6		
IILk	Input Leakage Current			±10	μΑ	Vin=0⊇ Vcc_SLOTA/B	6		
IIL1	Input Leakage Current (Pull-up)		-230		μΑ	Vin=0	7		
Cin	Input Pin Capacitance			10	pF		6		
IIL2	Pull-down		16.5		μΑ	Vin=Vcc_SLOTA/B	8		

Note 6: Applied for CCLK, CCLKRUN#, CRST#, CAD[31:0], CC/BE#[3:0], CPAR, CFRAME#,

CIRDY#,CTRDY#,CSTOP#, CDEVSEL#, CBLOCK#, CPERR#, CSERR#,

CREQ#, CGNT#, CINT#, CAUDIO, CSTSCHG pins, if Card interface is configured as a CardBus Card Socket.

Note 7: Applied for CCLKRUN#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CPERR#, CSERR#,

CREQ#, CINT#, CAUDIO pins

Note 8 : Applied for CSTSCHG pins

8.2.5 PC Card detect Pins and System Interface Pins

PC Card Interface Card Detect Pins and System Interface Pins (VCC_CORE=2.3₂2.7V or 3.0₂3.6V, VCC_AUX=3.0₂3.6V, Ta=0₂70°C)

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition	Note
VIH1	Input High Voltage	0.8Vcc_AUX		Vcc_AUX+0.3	V		9
VIL1	Input Low Voltage	-0.3		0.3Vcc_AUX	V		9
VIH2	Input High Voltage	2.4		Vcc_AUX+0.3	V		11
VIL2	Input Low Voltage	-0.3		0.8	V		11
VIH3	Input High Voltage	2.4		5.75	V		12
VIL3	Input Low Voltage	-0.3		0.8	V		12
VOH1	Output High Voltage	2.4			V	lout=-2mA	10
VOH2	Output High Voltage	0.8Vcc_AUX			V	lout=-0.5mA	11
VOL1	Output Low Voltage			0.4	V	lout=2mA	10
VOL2	Output Low Voltage			0.4	V	lout=0.5mA	11
IILk	Input Leakage Current			±10	μА	Vin=0⊇Vcc_AUX	11
IIL1	Input Leakage Current (Pull-up)		-140		μА	Vin=0	9
IOZ	Hi-Z Output Leakage Current			±10	μА	Vout=0⊇Vcc_AUX	10

Note 9: Applied for CD1#(CCD1#), CD2#(CCD2#) pins

Note 10: Applied for Note 11: Applied for Note 12: Applied for CBRST#, HWSPND# pins

Note 12: Applied for CD1#(CCD1#), CD2#(CCD2#) pins

RI_OUT#, SPKROUT#, VCC3EN#, VCC3EN#, VPPEN0, VPPEN1 pins

OBRST#, HWSPND# pins

8.2.6 IRQ3-15 pin

(VCC CORE=2.3₂2.7V or 3.0₂3.6V, VCC PCI=3.0₂3.6V, Ta=0₂70°C)

Symbol	Parameter	Min	Max	Unit	Test Condition	Note
VOH	Output High Voltage	2.4		V	lout=-2mA	13
VOL	Output Low Voltage		0.4	V	lout=2mA	13
IOZ	Hi-Z Output Leakage Current		±10	μΑ	Vout=0⊇Vcc_AUX	13
VIH	Input High Voltage	0.5Vcc_PCI	5.75	V		14
VIL	Input Low Voltage	-0.5	0.3Vcc_PCI	V		14
IILK	Input Leakage Current		±10	μА	Vin=0 <u>⊃</u> Vcc_AUX	14

Note 13: Applied for IRQ3-15 pins

Note 14: Applied for IRQ3-9 and IRQ15 pins.

8.2.7 Power Consumption

Power Supply Current

Power Pin	Parameter	Min	Тур	Max	Unit	Condition
Iccstd	Power Supply Current, Standby			80	μΑ	fclk(PCICLK)=0, Vin=0or Vcc
Iccsusp	Power Supply Current, Hardware Suspend Mode			60	μΑ	Mode = H/W Bridge Suspend VCC_SLOTA/B=5.0V VCC_AUX=3.3V VCC_PCI=0V VCC_CORE=3.3V Vin=0 or Vcc
Icc	Power Supply Current, Operating			35	mA	fclk(PCICLK)=33Mhz VCC_SLOTA/B=5.0/3.3V VCC_AUX=3.3V VCC_PCI=3.3V VCC_CORE=3.3V Vin=0 or Vcc


8.3 AC Characteristics

8.3.1 PCI Interface Signals

PCI Clock

(VCC_CORE=2.3₂2.7V or 3.0₂3.6V, VCC_PCI=3.0₂3.6V, Ta=0₂70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	PCICLK				
t1a	Cycle Time, PCICLK	30		ns	
t1b	Pulse Width Duration, PCICLK High	11		ns	
t1c	Pulse Width Duration, PCICLK Low	11		ns	
t1d	Slew Rate, PCICLK Rising Edge	1	4	V/ns	
t1e	Slew Rate, PCICLK Falling Edge	1	4	V/ns	




PCICLK Timing

PCI Reset

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_PCI=3.0⊇3.6V, Ta=0⊇70°C)

E	(* * * * * * * * * * * * * * * * * * *						
Symbol	Parameter	Min	Max	Unit	Notes		
	PCIRST#						
t2a	Pulse Duration, PCIRST#	1		ms			
t2b	Setup Time,PCICLK active at PCIRST# Negation	100		μs			




PCI Reset Timing

PCI Interface Output Signals

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_PCI=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	AD[31:0], C/BE#[3:0], PAR, FRAME	E#,DEVSEL#, IRI	DY#, TRDY#,S	TOP#, PE	RR#, SERR#, CLKRUN#
t3a	Shared Signal Valid delay time from PCICLK	2	11	ns	Min: CL=0 pF Max: CL=50 pF (10 pF 3.3v)
t3b	Enable Time, Hi-Z to active delay from PCICLK	2		ns	
t3c	Disable Time, Active to Hi-Z delay from PCICLK		28	ns	
	REQ#				
t3d	Point to Point Signal Valid delay time from PCICLK	2	12	ns	Min: CL=0 pF Max: CL=50 pF (10 pF 3.3v)




PCI Output Signals Timing

PCI Interface Input Signals

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_PCI=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes		
	CAD[31:0], C/BE#[3:0], PAR, FRAME#,DEVSEL#, IRDY#, TRDY#,STOP#, IDSEL, PERR#, SERR#, CLKRUN#						
t4a	Setup Time, Shared Signal Valid before PCICLK	7		ns			
t4b	Hold Time,Shared Signal Hold Time after PCICLK High	0		ns			
	GNT#						
t4c	Setup Time, Point to Point Signal Valid before PCICLK	10		ns			




PCI Input Signals Timing

8.3.2 System Interface Signals

System Interface Signals AC Characteristics (VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_PCI=3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V or 4.75⊃5.25V, VCC AUX= 3.0⊃3.6V,Ta=0⊃70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	RI_OUT#, IRQ3-15, INTA#, INTB#			_	
t5b	RI# to RI_OUT# Delay		50	ns	
t5c	Card Status Change to IRQ3-15/INTA#,INTB# Delay		2Tcyc+0	ns	1
t5d	Card IREQ#/CINT# to IRQ3-15/INTA#,INTB# Delay		50	ns	
	SPKOUT#			_	
t5e	SPKR#/CAUDIO to SPKOUT# Delay		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)



System Signals Timing

8.3.3 16-bit PC Card Interface Signals


Memory Read

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V or 4.75⊇5.25V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes
Cymbol	CADR[25:0], REG#, CE[2:1]#	191111	Mux	- Onne	110103
t6a	Setup Time, CADR[25:0], REG# and CE[2:1]# before OE# Low	Tsu-20		ns	1,2 Tsu=1⊇7Tcyc Programmable
t6c	Hold Time, CADR[25:0], REG# and CE[2:1]# after OE# High	Thl-10		ns	1,2 Thl=1 <u>⊃</u> 7Tcyc Programmable
	OE#				
t6b	Pulse Duration, OE# Low	Tpw-20		ns	1,2 Tpw=3 <u>⊃</u> 31Tcyc Programmable
	CDATA[15:0]				
t6d	Hold Time, CDATA[15:0] after OE# High	0		ns	
	WAIT#				
t6e	Hold Time, OE# Low after WAIT# High	1Tcyc+0		ns	1
t6f	Valid Delay, OE# Low to WAIT# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note2: Tsu, Tpw, ThI can be programmed by setting 16-bit Memory Timing 0 register.



16-bit Card Memory Read Timing

8-10 REV.1.4 REV.1.4


Memory Write

(VCC_CORE=2.3₂2.7V or 3.0₂3.6V, VCC_SLOTA/B=3.0₂3.6V or 4.75₂5.25V, Ta=0₂70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#, CE[2:1]#				110100
t7a	Setup Time, CADR[25:0], REG# and CE[2:1]# before WE# Low	Tsu-20		ns	1,2 Tsu=1⊇7Tcyc Programmable
t7c	Hold Time, CADR[25:0], REG# and CE[2:1]# after WE# High	Thl-10		ns	1,2 Thl=1⊇7Tcyc Programmable
	WE#				
t7b	Pulse Duration, WE# Low	Tpw-20		ns	1,2 Tpw=3 <u>⊃</u> 31Tcyc Programmable
	CDATA[15:0]				
t7d	Setup Time, CDATA[15:0] before WE# Low	Tsu-20		ns	1,2 Tsu=1⊇7Tcyc Programmable
t7e	Hold Time, CDATA[15:0] after WE# High	Thl-10		ns	1,2 Thl=1 <u>⊃</u> 7Tcyc Programmable
	WAIT#				
t7f	Hold Time, WE# Low after WAIT# High	Tcyc+0		ns	1
t7g	Valid Delay, WE# Low to WAIT# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note2: Tsu, Tpw, ThI can be programmed by setting 16-bit Memory Timing 0 register.



16-bit Card Memory Write Timing


I/O Read

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V or 4.75⊇5.25V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#				
t8a	Setup Time, CADR[25:0] and REG# before IORD# Low	Tsu-20		ns	1,3 Tsu=2 <u>⊃</u> 7Tcyc Programmable
t8c	Hold Time, CADR[25:0] and REG# after IORD # High	Thl-10		ns	1,3 Thl=1⊇7Tcyc Programmable
	IORD#				
t8b	Pulse Duration, IORD # Low	Tpw-20		ns	1,3 Tpw=3 <u>⊃</u> 31Tcyc Programmable
	CE[2:1]#				
t8d	Valid Delay, CADR[15:0] and REG# to CE[2:1]#	1Tcyc-10		ns	1
	CDATA[15:0]				
t8e	Hold Time, CDATA[15:0] after IORD # High	0		ns	
	WAIT#				
t8f	Hold Time, IORD # Low after WAIT# High	1Tcyc+0		ns	1
t8g	Valid Delay, IORD # Low to WAIT# Low		50	ns	
	IOIS16#				
t8h	Valid Delay, CADR[25:0] to IOIS16# Low		50	ns	
	INPACK#				
t8k	Hold Time, INPCK# Low afterIORD# High	0		ns	
t8j	Valid Delay, IORD # Low to INPACK# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note3: Tsu, Tpw, ThI can be programmed by setting 16-bit I/O Timing 0 register.



16-bit Card I/O Read Timing

I/O Write


(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V or 4.75⊇5.25V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CADR[25:0], REG#				
t9a	Setup Time, CADR[25:0] and REG# before IOWR # Low	Tsu-20		ns	1,3 Tsu=2⊇7Tcyc Programmable
t9c	Hold Time, CADR[25:0], REG# and CE[2:1]# after IOWR # High	Thl-10		ns	1,3 Thl=1⊇7Tcyc Programmable
	IOWR#				
t9b	Pulse Duration, IOWR# Low	Tpw-20		ns	1,3 Tpw=3 <u>⊃</u> 31Tcyc Programmable
	CE[2:1]#				
t9h	Valid Delay, CADR[15:0] and REG# to CE[2:1]#	1Tcyc-10		ns	1
	CDATA[15:0]				
t9d	Setup Time, CDATA[15:0] before IOWR # Low	Tsu-2Tcyc-10		ns	1,3 Tsu=3⊇7Tcyc Programmable
t9e	Hold Time, CDATA[15:0] after IOWR # High	Thl-10		ns	1,3 Thl=1 <u>⊃</u> 7Tcyc Programmable
	WAIT#				
t9f	Hold Time, IOWR # Low after WAIT# High	1Tcyc+0		ns	3
t9g	Valid Delay, IOWR # Low to WAIT# Low		50	ns	
	IOIS16#			· '	
t9j	Valid Delay, CADR[25:0] and REG# to IOIS16# Low		50	ns	

Note1: Tcyc is PCICLK cycle time.(Typically 30ns)

Note3: Tsu, Tpw, ThI can be programmed by setting 16-bit I/O Timing 0 register.

8-14 REV.1.4 REV.1.4




16-bit Card I/O Write Timing

8.3.4 CardBus PC Card Interface Signals

Clock and Signal Slew Rate

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes
	CCLK				
t10a	Cycle Time, CCLK	30		ns	
t10b	Pulse Width Duration, CCLK High	12		ns	
t10c	Pulse Width Duration, CCLK Low	12		ns	
t10d	Slew Rate, CCLK Rising Edge	1	4	V/ns	
t10e	Slew Rate, CCLK Falling Edge	1	4	V/ns	
	Other CardBus Signals				
t10f	Slew Rate, Rising Edge	0.25	1	V/ns	
t10g	Slew Rate, Falling Edge	0.25	1	V/ns	




CCLK Timing and CardBus Slew Rate

Card Reset

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes		
	CRST#						
t11a	Pulse Duration, CRST#	1		ms			
t11b	Setup Time, CCLK active at CRST# Negation	100		μs			




CardBus Reset Timing

Card Output

(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes	
	CAD[31:0], CC/BE#[3:0], CPAR, CFRAME#,CDEVSEL#, CIRDY#, CTRDY#,CSTOP#, CBLOCK#, CPERR#, CSERR#, CCLKRUN#, CGNT#					
t12a	Valid delay time from CCLK	2	18	ns	Min: CL=0 pF Max: CL=30 pF	
t12b	Enable Time, Hi-Z to active delay from CCLK	2		ns		
t12c	Disable Time, Active to Hi-Z delay from CCLK		28	ns		




CardBus Interface Output Signals Timing

8-18 REV.1.4 REV.1.4

Card Input


(VCC_CORE=2.3⊇2.7V or 3.0⊇3.6V, VCC_SLOTA/B=3.0⊇3.6V, Ta=0⊇70°C)

Symbol	Parameter	Min	Max	Unit	Notes	
	CAD[31:0], CC/BE#[3:0], CPAR, CFRAME#,CDEVSEL#, CIRDY#, CTRDY#,CSTOP#, CBLOCK#, CPERR#, CSERR#, CCLKRUN#, CREQ#					
t13a	Setup Time, Signal Valid before CCLK	7		ns		
t13b	Hold Time, Signal Hold Time after CCLK High	0		ns		




CardBus Input Signals Timing

8.3.5 Hardware Suspend mode





Symbol	Parameter	Min	Тур	Max	Unit
Tpd	HWSPND# to PCIRESET# delay	100			ns
Tpu	HWSPND# to PCIRESET# delay	100			ns


8.3.6 Global Reset Signals




Symbol	Parameter	Min	Тур	Max	Unit
Tpres	Power_On to GBRST# delay	1us		100ms	
Tprise	GBRST# to PCIRST# delay	60ns			









NOTICE

- The products and the product specifications described in this Data Sheet are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
- 2. This Data Sheet may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
- 3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
- 4. The technical information described in this Data Sheet shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
- 5. The products listed in this Data Sheet are intended and designed for use as general electronic components in standard applications (office equipment, computer equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire-containment feature, and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. Anti-radiation design is not implemented in the products described in this Data Sheet.
- 8. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.

RICOH Company, Ltd. Electronic Devices Division

■ Head Office

13-1, Himemurocho, Ikeda-shi, Osaka 563-8501 JAPAN

Phone: 0727(53)1111, Fax: 0727(53)8522

■ Yokohama Office

3-2-3, Shinyokohama, Kouhoku-ku, Yokohama-shi,

Kanagawa 222-8530 JAPAN

Phone: 045(477)1701, Fax: 045(477)1694

RICOH CORPRATION

Electronic Devices Division

■ San Jose Office

3001, Orchard Parkway San Jose, CA, 95134-2088 USA

Phone: 408(944)3303, Fax: 408(432)8375